



MicroTCA.4-based Timing System used at XFEL and FLASH/FLASH2




- x2timer parameters
- Hardware implementation
 - External timing adapter (ETA)
 - Timing system setup
 - Drift compensation daughterboard
 - Rear Transition Module Types
- Software implementation
- Setup in FLASH
- Setup in XFEL - outlook





- double-width AMC
 - receives/transmits 1 - 1.3GHz optical timing signal
 - Trigger/bunch pattern/FPGA clocks outputs via
 - 3x RJ45 front connectors (2 triggers per connector)
 - LVDS signal level / TTL with external hardware
 - 8x on μ TCA backplane (MLVDS bus on port 17-21)
 - 9x on optional RTM – LVDS & TTL level
 - Low jitter clock output via
 - 3x RJ45 front connectors
 - TCLKA/TCLKB and crosspoint switch on MCH

External timing adapter




Pin	T568A Pair	T568B Pair	Wire	T568A Color	T568B Color	Pins on plug face (socket is reversed)
1	3	2	tip	white/green stripe	white/orange stripe	8
2	3	2	ring	green solid	orange solid	7
3	2	3	tip	white/orange stripe	white/green stripe	6
4	1	1	ring	blue solid	blue solid	5
5	1	1	tip	white/blue stripe	white/blue stripe	4
6	2	3	ring	orange solid	green solid	3
7	4	4	tip	white/brown stripe	white/brown stripe	2
8	4	4	ring	brown solid	brown solid	1



TTL:
Trigger
Trigger
clock


3x LVDS:
2x Trigger
1x clock



AMC


Input from Timing Master

Output to other Timing Receivers




- Star topology
- One timing master, synchronized by Master Oscillator
 - Also connected to machine protection system
- Master oscillator clock is recovered on each receiver
- No limitation in no. of receivers
 - each receiver can forward signal to another system
- Timing information is (de-)coded in onboard FPGA
 - System keeps running even when CPU/network fails
- Receivers can be added/removed during runtime

Hardware implementation




Rear Transition Module

AMC




Hardware design @ Physics Department of Stockholm University


Drift compensation daughterboard




7



- Addon board for AMC and transmitter RTM
 - 3 channels, each controlled by separate microcontroller
 - Programmable via HPM.1
- Measure phase difference between MO clock and looped signal
- Increase / decrease delay by some picoseconds to keep phase stable (long-term phase drift below 80ps peak-peak)




- Type 1: daughter-board RTM (available)
 - Up to 9 * output of optical timing signal for other systems, cable length and drift compensated per output channel
- Type 2: TTL Trigger RTM (in production)
 - Up to 9 * TTL level trigger output on LEMO connector
 - 2 * high-precision output with rise-/fall-delay in steps of 100ps
- Type 3: optical Trigger RTM (under development)
 - Up to 9 * optical trigger output on ST connector



- Each crate contains one CPU AMC
- x2timer server running on that CPU
- One server can manage several x2timer AMCs via PCIe
- Configurable remotely via DOOCS / Ethernet
 - FPGA firmware upgrade also possible via PCIe
- x2timer hardware generates CPU interrupts that may be used for other parts of the system, e.g. sampling of ADC channel, data acquisition, etc.

Software implementation



SlaveTiming.xml FLASH.DIAG/TIMER/DIAG1/*

FLASH.DIAG/TIMER/DIAG1/

Triggers & Clocks Expert Drift Compensation RTM MPS & Interlock BlockDiagr.

CPU Interface

Macro Pulse Number: 239444437

Error:

CPU Interrupts: Enable

Delay: 2850000 Rate: 100.0 ms
* 16 ns = 45.6ms

RTM backpl. front M

Divider

Delay 0 Divider 24 ctrl

0 12 ctrl

13 12 ctrl

1.3 GHz

RTM Triggers

RTM.TRG1	Trigger	0	0 s
RTM.TRG2	Trigger	0	0 s
RTM.TRG3	Trigger	0	0 s
RTM.TRG4	Trigger	0	0 s
RTM.TRG5	Trigger	166	0 s
RTM.TRG6	Trigger	10	0 s
RTM.TRG7	Trigger	0	0 s
RTM.TRG8	Trigger	0	0 s
RTM.TRG9	Trigger	0	0 s

Oscillator

Controls

Front Triggers

VCC 5V out Enable

RJ45 - Clk 3

FRONT.TRG6 Trigger 0 0 s

FRONT.TRG5 Trigger 0 0 s

Clk 3

RJ45 - Clk 2

VCC 5V out Enable

FRONT.TRG4 Trigger 15 0 s

FRONT.TRG3 Trigger 0 22.914m s

Clk 2

RJ45 - Clk 1

VCC 5V out Enable

FRONT.TRG2 Trigger 166 3.111m s

FRONT.TRG1 Trigger 166 38.908µ s

Clk 1

CrossPointSwitch

inputs 15

0 1 2 3

1 1

1 1

1 1

1 1

Backplane Clocks & Triggers

enable Port:

BACKTRG1	Bunch pattern 1	0 s	<input type="checkbox"/>	17 R
BACKTRG2	Trigger	166 0 s	<input checked="" type="checkbox"/>	17 T
BACKTRG3	Trigger	16 3.102m s	<input checked="" type="checkbox"/>	18 R
BACKTRG4	Trigger	166 0 s	<input type="checkbox"/>	18 T
BACKTRG5	Trigger	0 0 s	<input type="checkbox"/>	19 R
BACKTRG6	Trigger	0 0 s	<input type="checkbox"/>	19 T
BACKTRG7	Trigger	16 3.105m s	<input checked="" type="checkbox"/>	20 R
BACKTRG8	Trigger	0 0 s	<input type="checkbox"/>	20 T

activity



TclkA

TclkB



PLL

Controls

Configuration of x2timer - 2



x2timer setup in FLASH/FLASH2



x2timer setup in XFEL

