Rapid Firmware Prototyping with Matlab/Simulink for MicroTCA.4

Introducing the Rapid-X toolset for fast prototyping for the MTCA.4 platform

Paweł Prędki 3rd MTCA Workshop for

3rd MTCA Workshop for Industry and Research 10.12.2014 DESY, Hamburg





Outline

Motivation

> Overview

> Example

> Current applications

> Conclusions




Motivation

- MTCA.4 ("MORE BANDWIDTH!!!" Vollrath Dirksen)
- > Allows faster and more robust application algorithms

but...

- Requires new firmware components
 - Board Support Packages
 - Interface support (e.g. PCIe)
 - Modules for application algorithms
- Requires HDL knowledge for prototyping
- Problem: Significant workload for FPGA Develope









- Matlab/Simulink used by application engineers for modelling and simulation
- Senerate the application code directly from this model

> Xilinx SysGen allows netlist generation

Main Advantages:


- Shift workload from FPGA developers to application engineers
- Very fast from idea to prototype
- Simulation will show real behavior (finite word length, delays, etc...)



Idea – cont.


> Disadvantages

- No interfaces to BSP
- No distinction of signal types (ADC input, parameter, etc.)
- No possibility to easily re-use previously designed HDL modules






Solution – Rapid-X toolset with custom library components



Example Application: SISO-Controller




Block Representation of Hardware Components






Project flow





Application Engineers Point of View






> Requirements:

- Sample raw ADC data with 81MHz to DDR-RAM
- Store the highest value in one channel of the RAM
- Store the smallest value in another channel of the RAM
- Start acquisition on command from the CPU




http://www.maile.com/www.www.www.www.www.www.www.www.www.ww	
File Edit View Display Diagram Simulation Analysis Code Tools Here	Simulink Library Browser
mtca_ws14_sis8300l	Enter search term - 🕅 🔍
mtca_ws 14_sis8300l	Libraries Library: VHDL Library Search
	Communications System Toolb ADC Control System Toolbox
Image: WHDL Library Setup System Generat	DSP System Toolbox
ADC 0 DATA	Instrument Control Toolbox DAQ Instrument Control Toolbox DAQ Instrument Control Toolbox Instrument Control Toolbox Instrument Control Toolbox Instrument Control Toolbox
ADC DATA1	 ▷ Image: Simulink Coder ▷ Image: Simulink Control Design
DATA3	Image: Simulink Extras Image: State flow Image: System Identification Toolbox
DATA5 DATA6	VHDL Library VHDL Library Xilinx Blockset Xilinx Reference Blockset
DATA7 DAQ 0 DRDY DWidth 32 Samples 16384	Xilinx XtremeDSP Kit
DAQ II Parameter Init: 0 bool START	N II Maritar MONITOR
	IIII ► PARAMETER ▼
»	Showing: VHDL Library
Ready 100%	ode45





Paweł Prędki | 3rd MTCA Workshop | 11.12.2014 | Page 12





Paweł Prędki | 3rd MTCA Workshop | 11.12.2014 | Page 13



Block Parameters: VHDL Library Setup					
MicroTCA VHDL Library					
Project B	Build Setup	VHDL Setup	Deploy Setup	3.	
Application Name					
mtca_ws14_sis8300l					
Project Name					
mtca_ws14_sis8300l					
AMC SIS8300L					
RTM <empty></empty>					
Project Id					
0					
Major versior	Major version Minor version				
0			0		
Checksum					
0					
A	ssign auto typ	es		Build Project	
Build Bitfile					
		ОК	Cancel	Help	Apply

- 1. Build the XISE Project
- 2. Generate the bitfile
- Upload the bitfile to the FPGA and the mapfile to the crate CPU (automatic upload not supported currently)



%% Data Aqusition Test

읗

m = mtca4u(); % initalize MicroTCA4 Matlab Tools


SISL8300_init(m, 'SISL'); % initalize SISL board
m.write('SISL', 'WORD RESET N', 1); % activate board

응용

m.write('SISL','WORD_START', 1, 'WORD_START', '0'); % Trigger the sampling
pause(1);

Figure 3 (on mskcpu26alsyncl)


plot(m.read dma('SISL',1,256)); % Plot the raw data





Current Application @ DESY

Link Stabilizing Unit in Laboratory Setup



- Controller for the Master Laser Oscillator in development
- > Beam charge stabilization with Pockels Cell



Conclusion

- Rapid prototyping with virtually no knowledge of VHDL
- > Workload shift : VHDL developer → application engineer
- > Real behavior modelled using tools known to application engineers
- > Easily extendable with **new modules** optimized by VHDL developers
- Separation between hardware (board) and application
- Rapid-X models migratable to different boards
- > **No external tools** everything is coded in Matlab and tcl scripts



Thank you for your attention Comments? Questions?

