Version: 0.8, 12-Aug-14 Page 1 of 17

Project Specification Project Name: CHESS-1

Test Chip: CMOS (HV/HR) Evaluation for Strip Sensors-1

Version: V 0.8

Abstract

This document lists the target specifications for the test chip, which will be fabricated and tested in order to evaluate the basic device performance of HV/HR-CMOS technologies for use as a silicon strip sensor. Two representative foundries will be used.

Prepared by:	Checked by:	Approved by:

Revision History				
Rev. No.	Date	Pages	Description of Changes	
0.0	2014/05/21		Initial draft	
0.1	2014/05/22			
0.2	2014/06/08		Changed pixel width to 40 um. Changed diode area fraction for the 2 technologies. Added passive diode arrays with dummy transistors/amplifier for HV-CMOS. Added large area array for CCE measurements. Changed "fast amplifier" specs.	
0.3	2014/06/16		A few typographical errors corrected. The remaining open issues inserted into the spec in red	
0.4	2014/06/17		Add drawing of proposed pad layout. Added titles for a few more needed tables, but table information yet to be included.	
0.5	2014/06/20		Figures for pad layouts in Sections 3.1 and 3.3 are corrected. Shorter end pixels for arrays with pixel lengths > 400 µm. A trial chip layout added in Figure 4.1. A few more details resolved. A few still unresolved in red. Questions from Ivan, Daniel & Alex inserted in green.	
0.6	2014/07/21		Incorporated several comments from Renato & Ivan. Included pad sizes for all structures and a description of pad layout for the array of single components in 3.6 along with pad layout diagrams. Added list of single components arrayed in 3.6. Added a best estimate chip floor plan and size. Unfinished details highlighted in green.	
0.7	2014/08/05		Added extra variations to the list of passive active pixel arrays. Changed the width of HV-CMOS pixels to 45 µm and the largest diode area fraction to 50.4% to work with AMS design rules.	
0.8	2014/08/12		Updated with actual design specification. Removed unused structure definition (in passive pixels and realistic amplifier mainly). Added metal open area ratio for passive pixels. Added pad definition and location for all structures. Added layout screenshots where possible.	

Version: 0.8, 12-Aug-14 Page 3 of 17

Table of Contents

Version: 0.8, 12-Aug-14 Page 4 of 17

1 SCOPE

This document describes the details of the target specification for a test chip, which will be fabricated in order to evaluate the basic device properties of HV-CMOS and HR-CMOS technologies for use as silicon strip sensors in place of the traditional planar silicon strip sensors. The test chip will be made up of several different types of test structures, each designed to test certain characteristics of the technologies. For each type of test structure, several variations of device features will be included, for example variations in the length and fill factor of the individual pixel areas. The expectation is that two foundries will be sampled and some technology specific differences will be made to the designs to match the requirements of each foundry's technology.

2 Foundries

Two foundries will be targeted at this time based upon the current understanding of the available technologies and their appropriateness for strip sensors. The two technologies are Tower-Jazz TJ180 and Austrian Micro Systems AMS-H35.

3 Test Structure Types and Their Specifications

The test chip is comprised of six different types of test structures. Each is described below along with their specifications and variations.

A question has been raised whether a guard ring is needed around each pixel array. Given that each pixel is surrounded by a ring of contacts to the substrate, it is not clear what purpose such guard ring would serve. A test structure with a guard ring on the outside of a passive pixels array has been added to investigate the influence of such a guard ring.

3.1 Passive Pixel Arrays

For HV-CMOS technology, there are groups of 3 x 3 pixels arranged in a rectangular array such that the eight outer pixels are electrically tied together and connected to a single probe pad. The inner pixel is connected to a separate probe pad. An additional probe pad is added for substrate biasing. An example is shown in Figure 3.1.1. This allows direct measurements of the charge collection characteristics and pixel capacitance independent of any built-in amplifier circuitry. The metal size of the two probe pads for contact to the substrate and the perimeter ring of pixels is 45 µm x 90 µm with a glass opening of 35 µm x 80 µm. The probe pad for the center pixel signal contact has a glass opening of 30 µm x 30 µm and a metal size of 40 µm x 40 µm. We expect to apply pixel bias through the same probe pads as used to measure capacitance. About 40% of the top pixel surface should have no metallization to allow laser injection measurements. ONe extra passive pixel arrays is included in the upper corner of the floor plan (See figure 4.1.) to facilitate E-TCT tests. It is a 3x3 array of 45 µm x100 µm size with a 30% diode area fraction. All three pads openings are 35 µm x 80 µm and placed along the short edge of the array to facilitate wire bonding for these tests. Extra pads will be needed for these arrays to bias the transistors and amplifiers. They are located outside the array area shown in Figure 3.1.1. Also, one array size will have variations in the type and location of contact rings to the substrate.

Table 3.1.1 lists the various pixel sizes used in each HV-CMOS array. For cases where the pixel length exceed $400 \, \mu m$, the outer column of three pixels on the left and right of Figure 3.1.1 is held to a length of $400 \, \mu m$ in order to avoid the total length of the structure being excessively long.




Figure 3.1.1: Layout for Smallest Passive Pixel Array in HV-CMOS Technology Relative positions of two top probe pads (for Perimeter Pixels and the Substrate) will increase for larger pixels. The $40~\mu m$ x $40~\mu m$ metal pad may be reduced in size. See the text above.

The HR-CMOS technology will feature much smaller diode area fractions and will need extra voltage buffers to evaluate the (smaller) capacitance. The array would be larger, about 16x16 pixels to avoid stray effects. No variation of diode area fraction is foreseen. Each pixel will contain a source-follower with row and column lines attached for scanning the pixels as in an imaging array. A copy of the source follower will be included in the array of transistors (See section 3.6.) so that its contribution to the pixel capacitance can be measured.

The pad layout for this 16 x 16 array will form a rectangular ring around the array as 20-30 pads will be required.

Figure 3.1.2: Pad Layout for Each "Passive Array" in HR-CMOS Technology {Renato to provide. }

Version: 0.8, 12-Aug-14 Page 6 of 17

3.1.1 Passive Pixel Array Specifications

The passive pixel arrays have the following specifications. For each set of specifications, 1 array is included. In most cases the diode area is made of several individual diodes arrayed along the length of the pixel tied together by a metal line.

Table 3.1.1.A: Passive Pixel Array Spatial Specifications for HV-CMOS Technology

Table 5.1	• 1 • 1 X • 1 W	SIVE I IACI	Tillay Spa		ications for 11 v-Civios iccumology
PPA#	Pixel	Pixel	Diode	Metal	Extra circuitry
	width	length	Area	opening	
			Fraction	ratio	
PPA01	45µm	100μm	30%	13.0%	
PPA02	45μm	100μm	50.4%	34.5%	
PPA03	45μm	200μm	30%	22.7%	
PPA04	45μm	200μm	50.4%	44.0%	
PPA05	45μm	400μm	30%	27.4%	
PPA06	45μm	400μm	50.4%	48.7%	
PPA07	45μm	800µm	30%	29.8%	
PPA08	45μm	800µm	50.4%	51.0%	
PPA11	45μm	100μm	30%	13.0%	Special bond pads for E-TCT
PPA13	45μm	200μm	30%	22.7%	Without contact ring around each
	,				pixel, but with contact ring around the
					entire array having a separate pad
PPA14	45μm	200μm	30%	22.7%	With contact ring around each pixel
					that violates the design rules by
					having a symmetric width

Table 3.1.1.B: Passive Pixel Array Spatial Specifications for HR-CMOS technology

PPA#	Pixel Dimensions	Diode	Area
		Fraction	
PPA01	40 μm x 100 μm	Few %	
PPA02	40 μm x 200 μm	Few %	

[{]Renato to confirm these pixel sizes.}

Table 3.1.2: Assignment of pads for "Passive" Pixel Arrays in HR-CMOS Technology. {This table can be filled in later as long as there is a figure 3.1.2 with pad layout.}

3.2 Large Passive Array

To facilitate charge collection measurements with a source a structure with relatively large area is needed. To that effect, a $2x2 \text{ mm}^2$ area is implemented as a passive diode array with common output from all pixels. The pixel size used is $45 \mu m \times 200 \mu m$, with a diode area fraction of 40%. The signal pad and biasing pads have metal dimensions of $90 \mu m \times 100 \mu m$ with glass openings of $80 \mu m \times 90 \mu m$.




Figure 1: The large passive array is show in here outlined in black in the Figure. The two probe pads are located on the right tob and bottom side of the array.

3.3 Active Pixel Arrays

Groups of 5 x 5 pixels arranged in a rectangular array are included. Each pixel includes a fast amplifier circuit, which may not be representative of the amplifiers to be used in the actual CMOS strip sensors but is fast enough to allow evaluation of the time structure of the collected charge. The power consumption of this amplifier is not a concern. The 16 pixels on the outer ring are electrically tied together and biased to vdd. The output of the

inner 9 pixels are each connected to separate bond pads. An example of such a pixel array is shown in Figure 3.3.1 and the pad layout in Figure 3.3.2. Each pad will have metal dimensions of 90 μ m x 100 μ m with glass openings of 80 μ m x 90 μ m. The HV-CMOS and HR-CMOS chips will have examples of the same 5 x 5 arrays but the variations in pixel characteristics will be different as listed in Tables 3.3.1A and 3.3.1B. It is important that the same basic pixel design be employed for each active array as for its comparable passive array, e.g. have the same diode structure. Again for cases where the pixel length exceeds 400 μ m, the outer column of three pixels on the left and right of Figure 3.1.1 will be held to a length of 400 μ m in order that the total length of the structure not be excessively long




Figure 3.3.1: Layout for Smallest Active Pixel Array Inner 9 Pixels will be identified as numbered from 1 through 9. Connections to pad layout of Figure 3.3.2 will be identified in Table 3.3.2A.




Figure 2: Layout of pad connection to the test structure. A row of 15 pads located under the test structure.

3.3.1 Active Pixel Array Specifications

The active pixel arrays will have the following spatial specifications. For each set of specifications, 1 array will be included.

Version: 0.8, 12-Aug-14 Page 9 of 17

Table 3.3.1.A: Active Pixel Array Spatial Specifications for HV-CMOS Technology

APA#	Pixel Dimensions	Diode
		Area
		Fraction
APA01	45 μm x 100 μm	30%
APA02	45 μm x 100 μm	50.4%
APA03	45 μm x 200 μm	30%
APA04	45 μm x 200 μm	50.4%
APA05	45 μm x 400 μm	30%
APA06	45 μm x 400 μm	50.4%
APA07	45 μm x 800 μm	30%
APA08	45 μm x 800 μm	50.4%

Table 3.3.1.B: Active Pixel Array Spatial Specifications for HR-CMOS Technology

PPA#	Pixel Dimensions	Diode Area
		Fraction
APA01	40 μm x 40 μm	Few %
APA02	40 μm x 80 μm	Few %
APA03	40 μm x 120 μm	Few %
APA04	40 μm x 200 μm	Few %
APA05	40 μm x 400 μm	Few %
APA06	40 μm x 800 μm	Few %

Table 3.3.2A: Assignment of pads for Active Array in HV-CMOS Technology.

Pad Number	Pad Description or Function
1	Output pixel 1
2	Output pixel 2
3	Output pixel 3
4	Output pixel 4
5	Output pixel 5
6	Output pixel 6
7	Output pixel 7
8	Output pixel 8
9	Output pixel 9
10	iPFB – Feedback current bias
11	iNBias – Nwell resistive path bias
12	iN – Amplifier current source bias
13	iNSF – Source Follower Bias
14	Casc – Cascode bias
15	iPLoad – Amplifier Resistive Load bias

Table 3.3.2B: Assignment of pads for Active Array in HR-CMOS Technology. {These tables can be filled in later as long as there is a figure with pad layout.}

It is preferable that the amplifier included in each pixel is fast enough to allow separation of drift and diffusion components of the charge collection. Due to the time constraints, the target speed is to be according to a "best effort" scenario. The amplifier circuit included in each pixel will have the following electrical specifications:

	Table 3.3.3:	Fast An	nplifier S	Specifi	cations
--	---------------------	---------	------------	---------	---------

Risetime	$\leq 30 \text{ ns } (3 \sigma) \text{ for HV-CMOS};$
	~ 100 ns for HR-CMOS {With this long rise time, it appears
	that the only way to separate drift from diffusion will be to
	measure diffusion with the bias off.}
Noise	<50 e for HV-CMOS; {Confirm with Ivan}
	< 25 e for HR-CMOS
Gain	On the order of 500 mV/fC {Confirm with Renato & Ivan}
??	

It is necessary that the inner 9 pixels have output routed to the probing pads for analog measurements. However, time-resolved digital readout can be additionally implemented if it does not interfere with the analog signals.

3.4 Isolated Fast Amplifier

An array of 7 isolated fast amplifiers circuits is included with an input and out pad. This is to separately test the characteristics of the amplifier in order to separate its characteristics and their evolution with radiation from that of the passive pixel sensors. Multiple copies of the amplifier are included to allow testing of matching of amplifiers in close proximity to each other. It will also allow comparing the performance of amplifiers on several of the test chips available to test similar matching across a wafer.




Figure 3: Layout of the isolated fast amplifiers.

3.4.1 Isolated Fast Amplifier Specifications

Same as what is used for Active pixel array in section 3.3.

Table 3.4.1 Assignment of pads for Fast Amplifier in both Technologies.

Pad Number	Pad Description or Function
1	Casc – Cascode bias
2	In1 – Input of amplifier 1
3	In2 – input of amplifier 2
4	In3 – input of amplifier 3
5	In4 – input of amplifier 4
6	In5 – input of amplifier 5

7	In6 – input of amplifier 6
8	In7 – input of amplifier 7
9	iNSF – Source Follower Bias
10	iN – Amplifier current source bias
11	iPLoad – Amplifier Resistive Load bias
12	Out1 – output of amplifier 1
13	Out2 – output of amplifier 2
14	Out3 – output of amplifier 3
15	Out4 – output of amplifier 4
16	Out5 – output of amplifier 5
17	Out6 – output of amplifier 6
18	Out7 – output of amplifier 7
19	iNBias – Nwell resistive path bias
20	iPFB – Feedback current bias

3.5 Isolated Realistic Amplifier

A specific realistic amplifier was not included in this design. The amplifiers included in the active pixels and in the isolated amplifier structure have been designed with minimal feature sizes and traces length in order to minimize any parasitic capacitance and obtain the fastest response time possible.

The performance of the amplifier in itself depends on the current biasing levels used and can be adjusted so as to obtain better response time and gain performances at the cost of increased power consumption or set to realistic levels where the power consumption of the amplifier would be compatible to the one available in a real life experiment.

3.6 Array of individual transistors, resistors and capacitors

In order to evaluate the characteristics of individual components of each technology, which will be important for further improvements to the active circuitry to be employed in the final CMOS sensor, an array of transistors, resistors and capacitors is included.

The pad layout copies the one already developed by CERN for such purposes. This will allow the use of a probe card already designed and in existence at CERN to test all the devices in this array. The organization of the device array consists of two blocks. Each block consists of two rows of 16 pads each with the devices (transistors, resistors or capacitors located between the two rows. The pad opening size is $76 \, \mu m \times 76 \, \mu m$; the horizontal pitch is 125 $\, \mu m$ and the pitch between the two rows in a block is $167 \, \mu m$. The number of blocks included is set by the number of devices included as given in Tables 3.6.1.A and 3.6.1.B. The actual assignment of device nodes to pads is not fixed by the test system at CERN, which can be configured to match the assignment of the test chip.




Figure 4: Layout and pad numbering for the array of individual transistors, resistors and capacitors.

3.6.1 Specifications for Array of Individual Device Structures

A list of transistor types and sizes, resistors and capacitors along with the pads they are connected to are listed in table 3.6.1.A and 3.6.1.B. Many transistor drains and capacitor and resistor nodes will share common pads. The pad numbers in these two tables refer to the pad positions shown in Figure 3.6.1.

Version: 0.8, 12-Aug-14 Page 13 of 17


Table 3.6.1.A: Device Properties & Pad Assignments for HV-CMOS Technology

Table 3.0.1.A. Device	Troper		a Assignments	S TOT TTV -CIVIOS TECHNOLO
Nmos in deep N-well	Width	Length	Guard ring	Pad Numbers (S, G, D)
Regular Nmos	3μ	1μ	X	
Circular Nmos	3μ	1μ	X	
Regular Nmos	3μ	1μ	✓	
Circular Nmos	3μ	1μ	✓	
Circular Nmos	6μ	1μ	✓	
Circular Nmos	5μ	0.4μ	1	
Regular Nmos	5μ	0.4μ	1	
Circular Nmos	50μ	1μ	1	
Regular Nmos	50μ	1μ	✓	
Circular Nmos	50μ	1μ	Х	
Regular Nmos	50μ	1μ	Х	
Nmos without Nwell	Width	Length	Guard ring	Pad Numbers (S, G, D)
Regular Nmos	3μ	1μ	X	
Circular Nmos	3μ	1μ	X	
Regular Nmos	3μ	1μ	1	
Circular Nmos	3μ	1μ	✓	
Circular Nmos	6μ	1μ	✓	
Circular Nmos	5μ	0.4μ	✓	
Regular Nmos	5μ	0.4μ	✓	
Circular Nmos	50μ	1μ	1	
Regular Nmos	50μ	1μ	✓	
Circular Nmos	50μ	1μ	X	
Regular Nmos	50μ	1μ	Х	
Pmos in Nwell	Width	Length	Guard ring	Pad Numbers (S, G, D)
Regular Pmos	3μ	1μ		
Regular Pmos	6μ	1μ		
Regular Pmos	5μ	0.4μ		
Regular Pmos	50μ	1μ		
Capacitors		Value		Pad Numbers
Pmos		200fF		
Pmos		400fF		
Pmos in Nwell		200fF		
Poly-poly		200fF		
Poly-poly		400fF		
Resistors		Value		Pad Numbers
RpolyHC		10k		
RpolyHC		20k		
RPolyHC		40k		

Table 3.6.1.B: Device Properties & Pad Assignments for HR-CMOS Technology {Need to get this list from Renato.}

4 Top Level Chip Layout

The layout of the overall chip showing the locations of each type of test structure is shown in Figure 4.1. The active pixel arrays are located around the edge of the chip to allow possible wire bonding to a support test PCB. The passive pixel arrays and the array of transistors, resistors and capacitors will be probed without need for wire bonding.






Figure 4.1: Top View of the Full HV-CMOS Chip
This is our best estimate of the chip organization at this time. It's size is 3.4 mm x
4.2 mm. It may change as the final layout of each test structure is completed.

Figure 4.2: Top View of the Full HR-CMOS Chip {This needs to be provided by Renato.}

Version: 0.8, 12-Aug-14 Page 16 of 17

Version: 0.8, 12-Aug-14 Page 17 of 17

5 References

1. M. Havranek, et al., "Measurement of pixel sensor capacitances with sub-femtofarad precision", *NIM A714*, 83-89 (2013).