

# Helmholtz-Alliance

8th Detector Workshop of the Terascale Alliance 2015

Berlin, 06.03.2015

## CMOS Pixels Overview (for LHC – pp – Experiments)

Norbert Wermes  
Universität Bonn





Demands on Pixels at the HL-LHC




MAPS

CMOS Pixels

Some prototype results



all based on  
"Hybrid Pixels"



- amplification by a dedicated R/O chip
- 1-1 cell correspondence

## IBL = ATLAS' insertable B-Layer

- move closer to IP ( 5.5 cm -> 3.5 cm)
- higher rate
- higher radiation levels ( $\sim 1/r^2$ )



FE-I4: larger chip  
smaller feature size  
higher rate capability

$\sim 0.6 \times 1.1 \text{ cm}^2$



250 nm technology  
pixel size  $400 \times 50 \mu\text{m}^2$   
3.5 M transistors

$\sim 2 \times 2 \text{ cm}^2$



130 nm technology  
pixel size  $250 \times 50 \mu\text{m}^2$   
70 M transistors



installed in ATLAS: May 2014




$\sim 2 \times 5 \text{ cm}^2$



ATLAS Pixel 16-chip module

$\sim 2 \times 4 \text{ cm}^2$





IBL: 2-chip module 4

# The typical LHC case ( ... here ATLAS)

Signal of a min. ionizing particle  $\hat{=} 19500 e^- \Rightarrow <10000 e^-$  after irradi.

- ❑ Discriminator thresholds = 3500 e,  $\sim 40 e$  spread,  $\sim 170 e$  noise
- ❑ 99.8% data taking efficiency
- ❑ 95.9% of detector is operational
- ❑ ca.  $10 \mu\text{m} \times 100 \mu\text{m}$  resolution (track angle dependent)
- ❑ 12%  $dE/dx$  resolution



❑ complex signal processing already in pixel cells possible

- zero suppression
- temporary storage of hits during L1 latency

❑ radiation hardness to  $>10^{15} n_{eq}/cm^2$

❑ high rate capability ( $\sim MHz/mm^2$ )

❑ spatial resolution  $\sim 10 - 15 \mu m$

**PRO**

... but also

❑ relatively large material budget:  $\sim 3\% X_0$  per layer ( $1\% X_0$  @ ALICE)

- sensor + chip + flex kapton + passive components
- support, cooling ( $-10^\circ C$  operation), services

❑ complex and laborious module production

- bump-bonding / flip-chip
- many production steps
- **expensive**

**CON**

## ❑ Use commercial CMOS technology


- mature (world market)
- cheap in comparison

## ❑ Monolithic (i.e. one sensor/chip entity)

- avoids hybridization
- wafer scale processes
- large modules possible (employ stitching over reticules)

## ❑ Small pixels

- $\circ (25 \times 25 \mu\text{m}^2)$




**BUT**

## ❑ Industry does not care about particle detection

- they use cheap low resistive substrate Si (not depletable) ... Q-coll by diffusion (slow)
  - some (CMOS camera) technology have relatively thick epitaxial layer ( $\sim 15 \mu\text{m}$ )
- ⇒ try to exploit special technology features to make detectors  
**multiple wells, some (thin) depletion layer, backside contacts => optimize Q-coll.**

## Hybrid Pixels

	BX time	Particle Rate	NIEL Fluence	Ion. Dose
	ns	kHz/mm <sup>2</sup>	n <sub>eq</sub> /cm <sup>2</sup> per lifetime*	Mrad per lifetime*
LHC (10 <sup>34</sup> cm <sup>-2</sup> s <sup>-1</sup> )	25	1000	2×10 <sup>15</sup>	79
HL-LHC (10 <sup>35</sup> cm <sup>-2</sup> s <sup>-1</sup> )	25	10000	2×10 <sup>16</sup>	> 500
LHC Heavy Ions (6×10 <sup>27</sup> cm <sup>-2</sup> s <sup>-1</sup> )	20.000	10	>10 <sup>13</sup>	0.7
RHIC (8×10 <sup>27</sup> cm <sup>-2</sup> s <sup>-1</sup> )	110	3.8	few 10 <sup>12</sup>	0.2
SuperKEKB (10 <sup>35</sup> cm <sup>-2</sup> s <sup>-1</sup> )	2	400	~3 x 10 <sup>12</sup>	10
ILC (10 <sup>34</sup> cm <sup>-2</sup> s <sup>-1</sup> )	350	250	10 <sup>12</sup>	0.4



Monolithic Pixels

- lower rates
- lower radiation
- smaller pixels
- less material
- better resolution

DEPFET: Belle II  
 MAPS: STAR@RHIC  
 and future  
 ALICE ITS

assumed lifetimes:  
 LHC, HL-LHC: 7 years  
 ILC: 10 years  
 others: 5 years

focus in this talk (CMOS pixels for LHC-pp)


	BX time	Particle Rate	NIEL Fluence	Ion. Dose
	ns	kHz/mm <sup>2</sup>	n <sub>eq</sub> /cm <sup>2</sup> per lifetime*	Mrad per lifetime*
LHC (10 <sup>34</sup> cm <sup>-2</sup> s <sup>-1</sup> )	25	1000	2×10 <sup>15</sup>	79
HL-LHC (10 <sup>35</sup> cm <sup>-2</sup> s <sup>-1</sup> )	25	10000	2×10 <sup>16</sup>	> 500
LHC Heavy Ions (6×10 <sup>27</sup> cm <sup>-2</sup> s <sup>-1</sup> )	20.000	10	>10 <sup>13</sup>	0.7
RHIC (8×10 <sup>27</sup> cm <sup>-2</sup> s <sup>-1</sup> )	110	3.8	few 10 <sup>12</sup>	0.2
SuperKEKB (10 <sup>35</sup> cm <sup>-2</sup> s <sup>-1</sup> )	2	400	~3 x 10 <sup>12</sup>	10
ILC (10 <sup>34</sup> cm <sup>-2</sup> s <sup>-1</sup> )	350	250	10 <sup>12</sup>	0.4

Monolithic Pixels


lower rates  
lower radiation  
smaller pixels  
less material  
better resolution

DEPFET: Belle II  
MAPS: STAR@RHIC  
and future  
ALICE ITS



assumed lifetimes:  
LHC, HL-LHC: 7 years  
ILC: 10 years  
others: 5 years




- standard **HYBRID** pixels
  - various sensors: planar-Si, 3D-Si, diamond
  - mixed signal R/O chip (**FE-I3, FE-I4, ROC ...**)





- **3D integration of CMOS Tiers**
  - separate analog / digital / opto
  - **FE-TC4** (Tezzaron/Chartered)






- standard **HYBRID** pixels
  - various sensors: planar-Si, 3D-Si, diamond
  - mixed signal R/O chip (**FE-I3, FE-I4, ROC ...**)




- **Monolithic Active Pixel Sensors**

- **MAPS** using CMOS with Q-collection in epi-layer (usually by diffusion → recent advances)
- depleted **DMAPS** using **HR** substrate or **HV** process to create depletion region:
- CMOS on **SOI**



$$d \sim \sqrt{\rho \cdot V}$$


- (D)MAPS



Diode + Amp + Digital




~100 trans./pixel



Diode + preamp

Wafer to wafer bonding


~100M trans.



FE chip

or chip to wafer


~100 trans./pixel



Diode + full analog processing

Wafer to wafer bonding

~100M trans.



Digital only FE chip



or chip to wafer

- HYBRID pixels using “active” sensors
  - 8” HV or HR sensor w/ few transistors
  - (voltage) signal coupled to R/O-chip

- CMOS ACTIVE Sensors + digital R/O chip
  - HR or HV CMOS sensor with CSA+disc
  - dedicated digital R/O chip

## CMOS Sensors (MAPS)

### CMOS pixels with epitaxial layer as sensor




3 Transistor  
R/O

rolling  
shutter mode  
addressing

B. Dierickx, D. Meynants, G. Scheffer, SPIE 3410:68-76 (1998)  
R. Turchetta, ..., M. Winter et al, NIM A458 (2001) 677-689


- + 'standard CMOS' process
- limited to NMOS usage, however
- + low power
- small and incomplete signal collection
- slow charge collection (diffusion) and R/O
- radiation soft

developed for more than 10 years  
⇒ goals:  
better/faster Q-collection  
radiation tolerance  
⇒ TID  $\sim$  Mrad, NIEL  $\sim$  ( $10^{13}$  /cm<sup>2</sup>)  
⇒ **not suited for LHC - pp**



- a large deep n-well for charge collection containing NMOS and PMOS transistors


L. Ratti, V. Re, G. Rizzo et al., e.g. eConf C0604032 (2006), S. 0008



- using „triple/quadruple“ well processes to shield the PMOS transistor wells


J.P. Crooks, ..., R. Turchetta et al. IEEE TNS 2007 & Sensors (2008), ISSN 1424-8820

## STAR / RHIC




in operation since 2014

## ALICE – Phase I Upgrade



under development  
target: 2018

## ILC



current baseline

see talk by Marc Winter

❑ driven by the **need/hope** for

- low cost large area detectors ... more pixel layers in trackers .... commercial
- less material ... ? ... not clear
- less power ... ? ... not clear


❑ facing the challenges of HL-LHC

	<u>inner layers (&lt;6 cm)</u>	<u>outer layers (&gt;25 cm)</u>
• <b>high rates</b>	10 MHz/mm <sup>2</sup>	1 MHz/mm <sup>2</sup>
• <b>radiation</b>	> 1 Grad TID	50 Mrad
	$2 \times 10^{16} n_{eq}/cm^2$	$10^{15} n_{eq}/cm^2$

note: at  $> 10^{15} n_{eq}/cm^2$  trapping becomes the dominant radiation effect

❑ **goal:** some (40 – 80 μm) depletion depth for ...

- fast charge collection (< 25ns “in-time” efficient)
- a reasonably large signal ~4000 e-
- not too large a travel distance to avoid trapping (rad hardness)



Detector:	Silicon area [m <sup>2</sup> ]	Channels [10 <sup>6</sup> ]
Pixel barrel	5.1	445
Pixel end-cap	3.1	193
<b>Pixel total</b>	<b>8.2</b>	<b>638</b>
Strip barrel	122	47
Strip end-cap	71	27
<b>Strip total</b>	<b>193</b>	<b>74</b>

ATLAS Phase II Letter of Intent

## Inner layer

1. Low power
2. Low material
3. Occupancy
4. Resolution




hybrid pixels (65nm? + sensor?)

## Outer layer

1. Low cost
2. Low power
3. Low material
4. Resolution




low cost hybrid pixels or monolithic?



## Radiation levels:

- at 5 cm :  $\sim 1500$  Mrad ( $2 \times 10^{16}$   $n_{eq}/cm^2$ )
- at 25cm :  $\sim 100$  Mrad ( $10^{15}$   $n_{eq}/cm^2$ )


*\* estimates for 10years of operation*




Substrate: 10  $\Omega$ cm – 2k $\Omega$  cm  
 Nwell: 1V – 20 V  
 Pwell: 0V

from Tomasz Hemperek


Charge\_Collection



Electron Concentration





]





from Tomasz Hemperek

Electron Concentration ( $10^{15} n_{eq}/\text{cm}^2$ )


Substrate: 2kΩ cm



## Electron Velocity



## Charge\_Collection




NW: 20V  
PW: 0V  
Substrate: 2k $\Omega$  cm  
Dose:  $10^{15} n_{eq}/cm^2$

from Tomasz Hemperek

# Summary: Resistivity, Voltage, Fill-Factor

**fraction of collected charge in first 10ns**



	substrate resistivity [ $\Omega cm$ ]	Bias [V]	Fill Factor [%]
	10	1	15
	10	20	15
	2k	1	15
	2k	20	15
	2k	20	75

from Tomasz Hemperek

## “High” Voltage add-ons


Special processing add-ons (from automotive and power management applications) **increase the voltage handling capability** and create a depletion layer in a well’s pn-junction of o(10-15  $\mu\text{m}$ ).

## “High” Resistive Wafers

8” hi/mid **resistivity** silicon wafers accepted/qualified by the foundry. Create depletion layer due the high resistivity.

## Technology features (130-180 nm)

Radiation hard processes with **multiple nested wells**. Foundry must accept some process/DRC changes in order to optimize the design for HEP.



from: [www.xfab.com](http://www.xfab.com)

## Backside Processing

Wafer thinning from backside and backside implant to fabricate a **backside contact** after CMOS processing.




## HV - CMOS

$$d \sim \sqrt{\rho \cdot V}$$


I. Peric et al.

Nucl.Instrum.Meth. A582 (2007) 876-885

Nucl.Instrum.Meth. A765 (2014) 172-176



e.g. AMS technology




- AMS 350 nm and 180 nm HV process (p-bulk) ... 60-100 V
- deep n-well to put nMOS (in extra p-well) and pMOS (limitation)
- ~10 - 15 μm depletion depth → 1-2 ke signal
- various pixel sizes (~20 x 20 to 50 x 125 μm<sup>2</sup>)
- so far: replaces „sensor“ (amplified signal) in a „hybrid pixel“ bonding (bump, glue, other...) to FE-chip => CCPD

see also talk by Andre Schöning

## HR - CMOS


$$d \sim \sqrt{\rho \cdot V}$$

Havranek, Hemperek, Krüger et al.  
JINST 10 (2015) 02, P02013



- (D)MAPS like configuration but w/ depleted bulk
- small collection node
- long drift path

=> **smaller C, more trapping**





- deep n and deep p wells
- large collection node
- short drift path


=> **larger C, less trapping**

## CMOS on SOI

$$d \sim \sqrt{\rho \cdot V}$$



- **FD-SOI**
- OKI/LAPIS/KEK
- Y. Arai et al.
- **issues**
  - back gate effect
  - radiation issues due to BOX
- cures invented in recent years
- but not suited for LHC - pp
- **HV-SOI (thick film)**
- Hemperek, Kishishita, Krüger, NW  
doi:10.1016/j.nima.2015.02.052
- a promising alternative
- doped, non-depleted P- and N-wells prevent back gate effect and increase the radiation tolerance




$$\left(\frac{\text{ENC}}{e^-}\right)^2 = 115 \cdot \frac{\tau}{10 \text{ ns}} \cdot \frac{I_{\text{leak}}}{1 \text{ nA}} + 388 \cdot \frac{10 \text{ ns}}{\tau} \cdot \frac{\text{mS}}{g_m} \cdot \left(\frac{C_{\text{in}}}{100 \text{ fF}}\right)^2 + 74 \cdot \left(\frac{C_{\text{in}}}{100 \text{ fF}}\right)$$

speed  $\tau$  rad. damage  $I_{\text{leak}}$  power  $g_m$

- shot  
 - thermal  
 - 1/f


~80-200 fF for pixels



fast and low noise => needs  $g_m$  -> i.e. power

# The input capacitance to the CSA is crucial ...


- noise ( $ENC \sim C_{in}$ ) increases with the input capacitance
- speed also depends on  $C_{in} \Rightarrow$  the smaller the better
- for active CMOS pixels there are additional capacitance contributions  
 (see H. Krüger, <http://indico.cern.ch/event/328762/contribution/4/material/slides/0.pdf>)
  - C between deep N-well and P-well is dominant
  - $C_{in}$  does not scale (down) with area



- hybrid planar pixels (e.g. ATLAS IBL,  $50 \times 250 \times 200 \mu\text{m}^3$ ):  $C_{in} = 109 \text{ fF}$  (Havranek et al, NIMA 714 (2013) 83-89)
- CMOS pixel extrapolation:  $C_{in} \approx 200 \text{ fF}$

One can think of different realisations for the ITK


- fully monolithic providing the complete R/O architecture on-chip (FE-I3 or FE-I4 like)



Diode + Amp + Digital


- smart CMOS pixel sensor + FE-chip

~200 trans/pixel




diode +  
preamp +  
discr.

> 100 M trans



FE chip

- Sparsified CMOS exploiting in-Si routing options and possibly large bump pitches, eg C4 bumps, for low cost



current focus of  
CMOS demonstrator WG  
using well understood  
FE-I4 as R/O chip

demands/requirements are quite different for inner pixel layers ( $r=3-6$  cm, small area) and outer pixel layers ( $r > 25$  cm, large area)

- **goal: develop a  $\text{cm}^2$  sized CMOS pixel module**
  - at first: bondable to a FE-I4 R/O chip (option




Fig. 1: Alignment of demonstrator to FE-I4 chip


- **specs**

- radiation tolerant to **50 Mrad (TID),  $10^{15} / \text{cm}^2$  (NIEL)**
- **> 95% in-time** (<25 ns) efficiency after irradiation
- < 20  $\mu\text{A}$  power per pixel
- **bondable** via bumps or glue to FE-I4
  
- an area read out **through the pixel chip** (bonded to FE-I4)
- an area read out **standalone** -> to characterize CMOS part
- a **passive** area -> to compare to standard hybrid pixels



---

## **Some selected pre-demonstrator prototype results**

# HV-CMOS (H18 180 nm)




Karlsruhe (design&test)  
Geneva, CCPM, CERN,  
Bonn (char&tests)



4 versions since 2011

## specs


- $\rho = 10 \Omega\text{cm}$
- bias 60 – 100 V
- depletion depth  $\sim 10 \mu\text{m}$
- Q (theoretical)  $\sim 1000 e^-$  by drift
- R/O via ATLAS pixel chip capacitively coupled
- design ported also to **GF & LF (CPPM/KIT)**



glue


sub-pixel decoding through pulse shape (TOT => sub-address)

$50 \times 250 \mu\text{m}^2 \Rightarrow 33 \times 125 \mu\text{m}^2$  effectively




some encouraging results


- **capacitive coupling** seems to work in principle whether it is competitive in terms of reliability and price is unclear
- chips stand TIDs up to **1 Grad**
- proton irradiation  $10^{15} \text{ n}_{\text{eq}}/\text{cm}^2$  performed
- efficiency (time integrated): 99% -> **96%**
- **in-time efficiency** not yet met ( $\tau_{\text{rise}} \sim 100 \text{ ns}$ )
- signal  $\sim 1500 \text{ e}$  ; SNR  $\sim 25$
- characterizations w/o FE-I4 ongoing



version 2  
before  
irradiation




time integrated efficiency



Need to  
reach the  
plateau


The only CMOS sensor which has seen  $\gg 10^{15}$  neutrons /  $\text{cm}^2$  (up to  $2 \times 10^{16}$  n/ $\text{cm}^2$ , i.e. HL-LHC)

## Geneva characterizations





timing issue

more in dedicated HV-CMOS talk by Andre Schöning



Intime signal fraction increases with irradiation, probably due to acceptor removal and larger fraction of charge collected by drift  
**also depletion depth** increases to  $\sim 20 \mu\text{m}$  @ -80V




## Electronics inside collection well


- Large fill factor for high CCE and rad-hardness
  - Full CMOS, isolation via deep p-well (PSUB)
  - HR substrate (**2 kΩ cm**), p bulk
  - 150 nm process
- Bonn, CPPM, Karlsruhe

## Electronics outside collection well

- Small fill factor, no competing wells
- Full CMOS, isolation via deep n- and p-well
- HR substrate **>2kΩ cm**, n bulk
- **Backside thinning and implant**: default option
- 150 nm





Bonn, Prague  
(design+tests)




# Prototypes: CCPD\_LF (also: LF\_CMOS sensor)

- **First wafer** received 2 weeks ago from cutting. Full thickness, no backside processing
  - 5 wafers at the foundry for backside processing (i.e. thinning and backside implant)
- Wafer: CZ 8", p-type, min. **2kOhm cm**
- **Technology parameters:**
  - 150nm CMOS node
  - only regular transistors used
  - 4 metal layers used (6 available)
  - **deep n-well** and **deep p-well**
- **Many testing capabilities**
  - readout w/ **and** w/o FE-I4 chip
  - every pixel hit information can be read independently via shift register
  - every preamplifier output and comparator output can be monitored
  - HitOr
- **Testing just started**



*Design: Bonn, CPPM,  
Karlsruhe*



- 150nm CMOS, 6 metal layers
- deep p-well, isolated full CMOS
- substrate: **n-type bulk** ( $> 2 \text{ k}\Omega \text{ cm}$ )
- bias voltage up to 20V
- **50 $\mu\text{m}$  thin + p-implant (backside)**
- 6 pixel matrices
- pixel size:  $40 \times 40 \mu\text{m}^2$
- **~50  $\mu\text{m}$  depletion depth**



**main goal: characterization of designs & technology**

Matrix version	Biasing & coupling	Analog FE
V1	Resistor + AC	Continuous
V2	Diode + AC	Continuous
V3	Direct + DC	Continuous
V4	Direct + DC	Switched
V5	Diode + AC	Switched
V6	Resistor + AC	Switched






*Design & testing: Bonn, Prague*




# EPBC01 & EPBC02 (improved version)

homogeneous response  
to laser

- Best values for **V2**:
  - Noise = 25e-
  - Gain = 135  $\mu\text{V}/\text{e}$ -  
spread = 11 $\mu\text{V}/\text{e}$ -
- Threshold dispersion
  - 80e- after tuning  
(V2 @1000e-)
- some charge loss in  
EPBC01, no loss in EPCB02
- irradiations ongoing








## 180 nm: Electronics outside collection well

- Small charge collection well
- Full CMOS, no backgate effect due to isolation via deep p-well (non-depleted) between CMOS layer and BOX
- HV technology + MR substrate (100 Ωcm), p bulk


- 3 T readout




Design: Bonn  
Testing: Bonn, CERN




dedicated structures to test the technology further (leakage, break down voltage, etc.)




Design: Bonn  
Testing: Bonn, CERN




NMOS threshold shift after 700 Mrad





before irradiation



after irradiation:  $5 \times 10^{14} n_{eq}/cm^2$





Depletion depth  $\approx 31 \mu\text{m}$

Calculated depletion depth =  $36 \mu\text{m}$  (@100  $\Omega\text{cm}$ , -45V)

- There is a large momentum in R&D for CMOS active pixels as an attractive direction for LHC experiments, even for LHC-pp.
- ... and if not for HL-LHC (too late?) ... then for sure for other applications (e.g. photon science).
- R&D profits from modern micro electronics technologies and its rapid progress.