


► HV-CMOS

28.10.2014


Robert Eber

HV-CMOS

Institut für Experimentelle Kernphysik






Analog Response to 1V Injection




- First 8 Pixel use the linear feedback transistor (according to Ivan) → higher gain
- Others use the enclosed (circular) transistors
- Compare test structures:
 - NMOSlin
 - NMOScirc

Test structures: NMOS, PMOS



Timewalk compensated comparator

- Compensate timewalk due to different amplitude
- Implemented time counter into FPGA
 - 50MHz, time resolution ~10ns
 - Count difference between injection and out




Difference between 0.5V and 1V injection

Chip Settings

VN CNor	<input type="range"/>	20
VN TW	<input type="range"/>	5
ThRes	<input type="range"/>	10
TWdown	<input type="range"/>	25
BLRes	<input type="range"/>	10
VNBiasR	<input type="range"/>	0
VN FB	<input type="range"/>	5
VPLdAmp	<input type="range"/>	10
Tune1	<input type="range"/>	0
VNFS	<input type="range"/>	10
Tune2	<input type="range"/>	0
TuneNor	<input type="range"/>	10
VNAmp	<input type="range"/>	60
VPAB	<input type="range"/>	35

Before irradiation


S-Curves Chip3 (untuned)



- Th1: 2.00V
- BL Voltage: ~1.98V


X-Ray Irradiation

- X-Ray Setup @ KIT
 - 60kV X-Ray source, 20kGy/h (depending on spot size)
 - Calibrated to SiO₂ dose
- Irradiated 1 Chip over last weekend
 - Bias applied
 - Chip fully powered
 - Hits found in hitbus during irradiation
- Small X-Ray spot
 - Missed the chip slightly – most probably not 600kGy (but rather 200kGy?)




After Irradiation

Chip 3 Analog Response






■ Analog response about $> 10\text{mV}$ smaller

Chip 1 Analog Response




Test Structure after Irradiatic

- Applied 3.3V to Gate (Th1) during irradi.
- Large change for NMOSlin




Linear NMOS after irradiation




- Current of linear MOS
- Gate (Th1) = 0V
- Varying Drain Voltage

S-Curves




■ Th1: 2.03V

■ Going noisy if lower




Fe-55 Source Measurements

- Analog out
- Trigger threshold 30mV, 35mV
- Significant more noise below threshold
- Non-irrad.
Threshold: 20mV



Sr-90 Source Measurements




Plans

- Stepwise X-Ray irradiation
- Integration of digital readout


BACKUP

Overview of Components

- Uxibo (FPGA board, Spartan-II)
 - Readout framework provided by Ivan Peric
 - Simple wiring done for H35
- HV-Board
 - Complete assembly at KIT
- HVStripV1 Chip (HV-CMOS chip to be tested)
 - Some difficulties with bonding
 - 2 Chips available atm
- Voltage source (5V supply)
- HV source ($\sim -60\text{V}$ bias voltage)
- Oscilloscope (TEK, up to 1GHz, 5GS/s available)
- Sr-90, Fe-55 sources available






H35 Chip under the microscope



2.5mm


Software

- Configuration to Chip working
 - Output visible on SerOut
- DACs on PCB configurable




Measurements

- Analog Injection into Pixels
 - Output on OutAB





Pattern





Measurements

■ Test with SR-90 source (MBq)



Measurements

- Calibration with Fe-55 source
- Bias: - 60V
- Activity: ~8MBq



Plans

- Irradiation with X-Rays
 - X-Rays @ KIT: 60keV, 30mA, 10kGy/h
 - 60h for 600kGy (60MRad)

- Irradiation with 23MeV cyclotron protons
 - $1e15 n_{eq}/cm^2$ reasonable. Preferences?
 - Also a lot of ionizing dose (~ 1.5 MGy)

- Digital readout of the chip
 - Few more steps in FPGA wiring and software configuration