



Science & Technology Facilities Council

Technology

ATLAS CMOS Strip

Regular meeting

26/5/15

HR-CHESS2 update

D. Das, R. Turchetta, STFC-RAL, UK

26/05/15



Close to HR-CHESS spec (Physics requirements!)
Specifications below for one block

Technology: TowerJazz 180 nm

Voltage supply 1.8/3.3V

Wafers: epitaxial

Epi resistivity/thickness: up to 25 μ m/up to >1k Ω cm *

Segment size: 40 μ m x 800 μ m (Segments could contain smaller pixels *)

Number of strips: 128

Number of segments per strip: 32

Readout speed \geq 320 Mbit/sec

Output buffers: LVDS with adjustable bias current and CM level

Maximum number of hits per strip: 1 + overflow flag

Maximum number of hits in block: 8


Size of data output per strip: 13 bits

Format of data output: 5 (segment) + 1 (segment overflow flag) + 7 (strip address)
bits

* pending results from HR-CHESS1

**P on P**


aka P epi on P substrate



Conventional
Depletion starting from
collecting N-well

P on N


aka P epi on N substrate



New
Depletion starting from deep
N-well and N substrate




Architecture Demo Chip Block Diagram






We plan to follow the HR-CHESS scheme. See below drawings from their design review. Not yet implemented. Using 180 nm so speed should be fine.

- Single hit in the strip
 - Encoded position of the first hit
- Double or multiple hits in the strip
 - Encoded position of the first hit + Flag
- The first hit in the strip is encoded on **5bits**
- Additional hit **Flag** is raised in case of multiple hits.
- **Flag** provides loose information on the position of the additional hits.
- During strip encoding an internal bit is also raised when the strip is hit.






Hit Encoding Functional Block Diagram



- 7-bit Strip address Gray coded.
- 8 hits are read inside 2 bunch crossing periods or 50 ns.
- Clock period used in simulation is 320 MHz



Data Output Block




- Silicon-proven blocks (see later)

- 4.16 Gbits/sec total data-rate
- Each LVDS channel operates at 320 Mbits/sec (single data-rate)
- Read-out 104-bits in 25 ns
- Reference clock for sync to be added (not shown here)



HIT READOUT ILLUSTRATION



- Schematic completed for 128 strip hit encoding block
- Layout partly done and simulated





- High-speed 4:1 mux already characterised. 1.8V transistor only → rad-hard
- LVDS RX-TX already characterised. Some 3.3 V transistors. To be tested for rad-hard. Might need to re-design 3.3V in enclosed geometry
- LVDS-TX specs:
 - Differential input voltage (@Rload = 100 Ω) = 600 mV
 - Output CM = 1.25 V, adjustable
 - Output current = 3 mA
 - Input current ~ 300 μ A, adjustable
 - Supply = 2.5 V
 - Speed up to 800 Mbit/sec
(double data rate)






STRIP Readout Cell With Fast Skip Logic







Digital HIT Readout Block





Strip HIT Detect & Address Simulation

- We simulated the schematic of the whole HIT Readout Block.
- Hard coded 8 Hits in the 127 strip array.
- 7-bit Strip address Gray coded.
- Goal is to read out these 8 hits and output their address inside 2 bunch crossing periods or 50 ns.
- Clock period used in simulation is 320 MHz
- The Hit addresses corresponding to each bunch crossing are then stored and readout through LVDS stages every 25 ns.
- Table below shows the Hit locations and corresponding 7-bit Strip address (Gray coded).


Hits	Data 6	Data 5	Data 4	Data 3	Data 2	Data 1	Data 0	Strips
1	0	0	0	0	0	0	0	0
2	0	0	0	0	0	0	1	1
3	0	1	1	0	0	0	0	32
4	0	1	1	0	0	0	1	33
5	1	1	0	0	0	0	1	65
6	1	1	1	0	0	0	0	95
7	1	0	0	0	0	0	1	126
8	1	0	0	0	0	0	0	127



Strip HIT Detect & Address Simulation

May 22, 2015

Transient Response






Strip HIT Detect & Address Simulation – Input to LVDS

May 22, 2015

Transient Response



Strip: 0 1 32 33 65 95 126 127



Additional Requirements

On top of the above, the sensor will also require the following features.

- Configuration Register
- Calibration (0.5fF capacitors per segment for charge injection)
- Comparator 4-bit threshold trimming
- PLL with mux to select external clock source
- SPI (serial command decoder for minimal pin count)
- Analogue pre-amp channel output for monitoring one channel
- Segment masking
- LVDS current control to save power
- Provisions to test CMOS data output transmission