

ATLAS CMOS Strip

Regular meeting 26/5/15

# **HR-CHESS2 update**

D. Das, R. Turchetta, STFC-RAL, UK 26/05/15



#### **Specifications**

Close to HR-CHESS spec (Physics requirements!) Specifications below for one block


Technology: TowerJazz 180 nm Voltage supply 1.8/3.3V Wafers: epitaxial Epi resistivity/thickness: up to 25um/up to >1kOhm cm \* Segment size: 40umx800um (Segments could contain smaller pixels \*) Number of strips: 128 Number of segments per strip: 32 Readout speed  $\geq$  320 Mbit/sec Output buffers: LVDS with adjustable bias current and CM level Maximum number of hits per strip: 1 + overflow flag Maxcimum number of hits in block: 8 Size of data output per strip: 13 bits Format of data output: 5 (segment) + 1 (segment overflow flag) + 7 (strip address) bits

\* pending results from HR-CHESS1



**P on P** aka P epi on P substrate


**P on N** aka P epi on N substrate



Conventional Depletion starting from collecting N-well New Depletion starting from deep N-well and N substrate

### Architecture Demo Chip Block Diagram








**Strip Encoding** 


We plan to follow the HR-CHESS scheme. See below drawings from their design review. Not yet implemented. Using 180 nm so speed should be fine.


- Single hit in the strip
  - $\circ$  Encoded position of the first hit
- Double or multiple hits in the strip
  - Encoded position of the first hit + Flag
- The first hit in the strip is encoded on **5bits**
- Additional hit **Flag** is raised in case of multiple hits.
- Flag provides loose information on the position of the additional hits.
- During strip encoding an internal bit is also raised when the strip is hit.




# Hit Encoding Functional Block Diagram









- 4.16 Gbits/sec total data-rate
- Each LVDS channel operates at 320 Mbits/sec (single data-rate)
- Read-out 104-bits in 25 ns
- Reference clock for sync to be added (not shown here)

#### HIT READOUT ILLUSTRATION

	HIT READOUT ILLUSTRATION FOR 6 BUNCH CROSSINGS (BC)											
			25ns	50ns	<b>75</b> ns	100ns	125ns	150ns	175ns	200ns	225ns	
	BUNCH CROSSINGS (BC)		BC1	BC2	BC3	BC4	BC5	BC6				
ODD BUNCH GROUP	128-bit REG		REG1	RESET	REG1	RESET	REG1	RESET	REG1	RESET	REG1	
EVEN BUNCH GROUP	128-bit REG		RESET	REG2	RESET	REG2	RESET	REG2	RESET	REG2	RESET	
ODD BC	HIT PROCESSING BLOCK 1			PROCE	SS BC1	PROCE	ESS BC3 PROCES		SS BC5	PROCESS BC7		
EVEN BC	HIT PROCESSING BLOCK 2				PROCESS BC2		PROCE	PROCESS BC4 PROCE		ESS BC6 PROCES		SS BC8
ODD BC	8x13-bit INTERMEDIATE REG1			STOR	E BC1	STOR	E BC3	STOR	E BC5	STOR	E BC7	
EVEN BC	8x13-bit INTERMEDIATE REG2				STOR	STORE BC2 STOP		E BC4 STORE BC6		STOR	E BC8	
8x13-bit OUTPUT REG1		READ BC1 READ						READ BC5				
ODD BUNCH GROUP 8x13-bit OUTPUT REG2		READ BC2 READ I							READ BC6			
8x13-bit OUTPUT REG3		READ BC3										
EVEN BUNCH GROUP 8x13-bit OUTPUT REG4		READ BC4										
	OUTPUT					BC1	BC2	BC3	BC4	BC5	BC6	
		LATENCY = 75ns			5ns	OUTPUT 8 HITS PER BC PERIOD						
			IF LESS THAN 8 HITS IN ANY BC PERIOD THEN FILL WITH '1' TO DENOTE BLANK HITS									

- Schematic completed for 128 strip hit encoding block
- Layout partly done and simulated

Science & Technology Facilities Council

Technology



- High-speed 4:1 mux already characterised. 1.8V transistor only  $\rightarrow$  rad-hard
- LVDS RX-TX already characterised. Some 3.3 V transistors. To be be tested for rad-hard. Might need to re-design 3.3V in enclosed geometry
- LVDS-TX specs:
  - > Differential input voltage (@Rload =  $100 \Omega$ )
  - > Output CM
  - Output current
  - Input current
  - > Supply
  - Speed

- = 600 mV
- = 1.25 V, adjustable
- = 3 mA
- $\sim$  300  $\mu$ A, adjustable
- = 2.5 V
- up to 800 Mbit/sec
  - (double data rate)



#### Backup


# STRIP Readout Cell With Fast Skip Logic

Science & Technology Facilities Council Technology

	이 이 이 물을 가지 않는 것 같아.		
· · · · · · · · · · · · · · · · · · ·	· · · · T · · · · · ·		
· · · · · · · · · · · · · · · · · · ·			
· · · · · · · · · · · · · · · · · · ·			
м. на			
	<ul> <li>зъздания с с с с с с с с с с с с с с с с с с с</li></ul>		
e e e e e e e e e e e e <u>e enHTte p</u> er <b>e 20 <u>e e p</u>HTTb e p</b>	SEL Out m	TokenQut	
· · · · · · · · · · · · · · · · · · ·			
· · · · · · · · · · · · · · · · · · ·			
· · · · · · · · · · · · · · · · · · ·			
· · · · · · · · · · · · · · · · · · ·			
	N		
	2	Din4	
vss 🔶			
		Din3 🍺	
			08 🕘
		Din2	
	22		📖 D5
		Din 1. 🏬	
· · · · · · · · · · · · · · · · · · ·		· · · · · · · · · · · · · · · · · · ·	🔛 D4
	· · · · · · · · · · · · · · · · · · ·	Ding 🎒	
-Takenín 🕞 B VBD Tokenůuti	invødt i i	Din6,Din5,Din4,Din3,Din2,Din1,Ding i Ż D6,D5,D4,D3,D2,D1,DØ	🔛 D3
			· · · · · · · · · · · ·
decrat		nableOut	02
		nableOut	D2
		nableOut	
CLK CLK CP CP CLK CP CP CLK CP		nableOut	
CLK CP CP ENN		nableOut	02 01 01 08
CLK		nableOut	
CLK CLK CP CHN		nableOut	
		nableQut	
CLK CLK CP CHN		nableOut	
CLK CLK CP CHN		nableOut	
CLK CLK CP CHN		nableOut	
CLK CLK CP CHN		nableOut	(b) (i2) (b) (i2) (c) (i2) </td
CLK CLK CP CHN		nableOut	
CLK CLK CP CHN		nableOut	
CLK CLK CP CHN	Byriody Byriody	nableOut	
CLK CLK CP CHN		nableOut	
CLK CLK CP CHN		nableOut	<sup>1</sup> / <sub>2</sub>
CLK		nableOut	
CLK		kenQutShiftl	(b) (i2) (b) (i2) (c) (i2) </td
CLK		skenOutStiffti	( <b>b</b> ) (i2 ( <b>b</b> ) (i1 ( <b>b</b> ) (i2 ( <b>c</b> ) (i2) ( <b>c</b> ) (i2) (i2) (i2) (i2) (i2) (i2) (i2) (i2) (i2) (i2) (i2) (i2) (i2) (i2) (i2) (i2)
CLK		nableOut	<sup>1</sup> / <sub>2</sub>
CLK		kenOutShiftl TokenOut VSS Land	
CLK		kenOutShiftl TokenOut VSS Land	
CLK		kenOutShiftl TokenOut VSS Land	<sup>1</sup> / <sub>2</sub>
CLK		AkenOutShifti	<sup>1</sup> / <sub>2</sub>
CLK	EPN VEO CCN VSS	AkenOutShifti	
CLK		AkenOutShiitti	




#### **HIT Processing Block**





Science & Technology Facilities Council Technology






# Strip HIT Detect & Address Simulation

- We simulated the schematic of the whole HIT Readout Block.
- Hard coded 8 Hits in the 127 strip array.
- 7-bit Strip address Gray coded.
- Goal is to read out these 8 hits and output their address inside 2 bunch crossing periods or 50 ns.
- Clock period used in simulation is 320 MHz
- The Hit addresses corresponding to each bunch crossing are then stored and readout through LVDS stages every 25 ns.
- Table below shows the Hit locations and corresponding 7-bit Strip address (Gray coded).

Hits	Data 6	Data 5	Data 4	Data 3	Data 2	Data 1	Data 0	Strips
1	0	0	0	0	0	0	0	0
2	0	0	0	0	0	0	1	1
3	0	1	1	0	0	0	0	32
4	0	1	1	0	0	0	1	33
5	1	1	0	0	0	0	1	65
6	1	1	1	0	0	0	0	95
7	1	0	0	0	0	0	1	126
8	1	0	0	0	0	0	0	127






### Strip HIT Detect & Address Simulation



### Strip HIT Detect & Address Simulation – Input to LVDS





# Technical Specification Final Sensor

#### **Additional Requirements**

On top of the above, the sensor will also require the following features.

- Configuration Register
- Calibration (0.5fF capacitors per segment for charge injection)
- Comparator 4-bit threshold trimming
- PLL with mux to select external clock source
- SPI (serial command decoder for minimal pin count)
- Analogue pre-amp channel output for monitoring one channel
- Segment masking
- LVDS current control to save power
- Provisions to test CMOS data output transmission