


Beta test of CHES1 chip

Vitaliy Fadeyev, Zach Galloway , Herve Grabas
Alexander Grillo , Zhijun Liang , Abe Seiden
Jennifer Volk, Forest Martinez-Mckinney

University of California, Santa Cruz

Beta test setup

- CHESS1 chip Mount on daughter board from Jaya John
- Sr90 beta source is used
- Trigger rate ~ 0.1 Hz
- CHESS chip Biased at 110V



Reminder of active array in CHESS1 chip

- Active array APA08 is used
- Channel 7,8 is connected for readout
- Self trigger
 - Trigger on pixel 8

Table 3.4-a Active Pixel Array Spatial Specification for HV-CMOS Technology

APA #	Pixel Dimensions	Diode Area Fraction
APA01	45 μ m x 100 μ m	30%
APA02	45 μ m x 100 μ m	50.4%
APA03	45 μ m x 200 μ m	30%
APA04	45 μ m x 200 μ m	50.4%
APA05	45 μ m x 400 μ m	30%
APA06	45 μ m x 400 μ m	50.4%
APA07	45 μ m x 800 μ m	30%
APA08	45 μ m x 800 μ m	50.4%






Figure 3–3 Layout for the 45 μ m x 200 μ m Active Pixel Array with pixel numbering and pad layout. The connection to the pad layout are identified in Table 3.3.2

Pulse shape in charge sharing case




Pulse shape in usual case without charge sharing

Output(V)



Correlation in signal amplitude between two pixel



Summary

- observe significant signal from active pixel in beta source test
- Next step :
 - Quantify the landau peak position of MIP in beta test
 - Quantify the fraction of charge sharing between pixels
 - Reduce the readout noise by optimizing the built-in amplifier configuration.