









2nd Anual Meeting of the Matter and Technologies Programme Karlsruhe, 08-10 March 2016



ASIC activities - Outline

Cum Grano Salis.....

ASIC Projects are usually 10..20FTEa and thus take about 5..10 years to complete. This is usually <u>longer</u> than a PoF period. Due to such long term commitments, don't expect things to change too fast! (except for new projects and developments)

Common Technology (TSMC 65nm CMOS) Activities

- **HELIMHOLTZ** TSMC 65nm common Framework
- **Solution** VULCAN \rightarrow Talk by Andre Kruth
- SFB Scalability of Quantum Information Processing

Legacy Projects

- Digital SiPM Readout (130nm IBM/GF CMOS) \rightarrow Talk by Inge Diehl
- GET4 TDC (180nm UMC CMOS)
- HitDetection Transient Recorder (180nm UMC CMOS)
- PhotonV1 Hybrid Pixel Detector Readout (180nm UMC CMOS)
- DSSC Hybrid Pixel Detector Readout (130nm IBM/GF CMOS)
- AGIPD Hybrid Pixel Detector Readout (130nm IBM/GF CMOS)

Projects coordinated by HGF Centres (not covered in this talk)

- Percival CMOS Imager (180nm TowerJazz RAL) \rightarrow Talk by Alessandro Marras
- STS-XYTER (180nm UMC CMOS AGH Krakau)



TSMC 65nm Process Options and available Tools.

Environment

- Linux Version
 - Red Hat (SL6, CentOS)
 - Debian (Ubuntu) optional
- Modules
 - Allows loading and unloading of environments
 - Concurrent use of different tools and versions
 - Used by Cadence support

TSMC 65nm Design Kit & Foundry Access

- Source:
 - CERN (Allows sharing of designs among collaborators – other NDAs do not)
 - Europractice (these are still available for ordering...)
 - Mosis
- Options
 - As CERN kit (LP RF 1P9M silicide lowK…)

Ulrich Trunk

– HV

Schematic Entry and Layout

- Cadence 6.x (OA)
- Current (2015) Europractice release
- **Digital Flow**
- Cadence RC & Encounter (Europractice releases)

Simulation

- Analogue
- Spectre
- Ultrasim
- H-Spice
- Digital
 - Encounter
 - Incisive
 - MMSIM
- We do not need to specify this! Not needed for design exchange. Analogue Artist allows to change simulator in state files
 Verification
- Mentor Calibre (latest Europractice release) sign-off
- Cadence Assura
- Cadence PVE (if deck available)





FZJ ZEA-2 ASIC Design Activities 2015 -2016

Matter and Technology 2nd Annual Meeting @ KIT

March 08th 2016 | Dr. Andre Kruth



VULCAN – RX Analog to Digital Unit

- Software-defined receiver for charge input detectors (e.g. PMT RX) with a high linearity mode or three parallel receive chains with 1GS/s ADCs
- First demonstrator with individual components (4GHz VCO, ADC, Front-end amplifiers, LVDS interface) taped-out June 2015
- First prototype of full receive chain including digital data processing (additional functionality: data reduction, error correction, calibration, build-in self-tests, PLL, JTAG-Interface for chip configuration, digital to analog converters for reference voltage generation) planned for June 2016





SFB Scalability of Quantum Information Processing

- Application for DFG common research center (SFB) headed by RWTH Aachen in collaboration with FZJ
- Goal: Pave the way for a quantum information processor
- SFB review took place Dec. 2015 funding decision expected for May 2016, SFB potential start July 2016
- Task for ZEA-2: System and concept development for an electrical low-power scalable qubit operation unit (static bias, RF manipulation, [read-out of quantum states]) in cryogenic environment



Gemeinschaft

FZJ ZEA-2 ASIC Design Activities



- When AIRDL is used, one of the chips is 4-side buttable
 - The power and IO pads are implemented in the way that they can be easily accessed using through-silicon vias (TSV). The TSVs could be produced e.g. by Fraunhofer IZM institute in Berlin

- run in UMC 180nm MMRF process. The chips have been produced, will be tested soon. The run has been shared between several projects and institutes (Belle, EDET, PETA, SPADIC, MPI, HLL, Heidelberg, KIT)
- The wafers produced by UMC will be post-processed by adding an extra aluminum redistribution layer (AIRDL) and SnAg bumps
- Several wafers will be produced without bumps/AIRDL, leaving the possibility for different post processing
- The chip size is 5m x 5m and there are two chips placed at the reticle



KIT





- The PhotonV1 chip contains a pixel matrix of 34 x 34 pixels. The pixel size is 150 µm x 150 µm. The pixel electronics allows simultaneous counting of photon signals and integration of total charge generated by the sensor. The integrator is a special high dynamic range integrator
- The use of two-fold measurements number of particles and charge integral are determined – can have many benefits.
- Increased dynamic range: Photon counters usually work better for low photon flux and integrators for high intensities
- In the overlap region where both counting and integrating work, it is possible to determine the average photon energy. This can be used to improve the image quality in the case of medical imaging
- In the case of application in FEL, the high dynamic integrator can allow the detection of the number of photons in ar x-ray pulse

- Every pixel contains a low-noise charge sensitive amplifier CSA, a
 13-bit counter counts the photon pulses
- The charge pulses bypass the CSA (thanks to novel feedback circuit) and are received to the integrator
- When integrator signal exceeds a certain threshold a reference charge packet is subtracted from the input
- The time difference between the first and last subtraction is measured and the number of subtractions is counted
- Such a two-dimensional quantization allows a high dynamic range







- To decrease crosstalk, the pixel logic has been implemented using differential current mode logic cells
- Continuous readout (both integrating and counting part) should be possible. The readout of one frame in ~ 20µs should be possible according to simulations



Number of injected pulses (16.7 MHz)





Several 100

pictures

4.5 MHZ



Photon density at XFEL is too high for photon counting detectors.

Development of an integrating hybrid pixel

DSSC-Readout ASIC.





Collaboration

- Politecnico di Milano
 Front End / Filter Design
- Universita di Bergamo
 LVDS Pads / Injection Circuitry
- University of Heidelberg
 SRAM, Integration & Chip Control
- DESY-FEC Hamburg
 ADC Design



- IBM 130-nm CMOS
- > 4096 Pixels
- > 220 x 230 µm² Pixel Size
- Current Readout of DEPFET
- > Trapezoidal Filter
- > 8-bit Single-Slope ADC
- 5-MHz Frame Rate
- SRAM for 800 Frames



DSSC-Readout ASIC.



DSSC-Readout ASIC.

Ladder Camera



Dark Images @ 5-MHz Frame Rate





AGIPD – Adaptive Gain Integrating Pixel Detector





Adaptive gain switching



Sensor



AGIPD Detector noise



AGIPD1.0 - Chip 1 - Noise over Dynamic Range (x12.4 keV) - LASER (IR)



AGIPD Dynamic Range: Small angle scattering of colloidal particles





Holmgatan 10, S-85170 Sundsvall, Sweden

Single photon sensitivity of the AGIPD FEM



Beam focussed on a single pixel (by means of K-B Mirrors)Beam attenuated with aluminum foils



6.5Mhz frame rate at APS



Single bunch imaging – a challenge to find processes fast enough

Experimental setup

- Drilled equidistant holes into a DVD
- DVD painted with zinc to increase absorption
- Mounted DVD on a fast electric motor
- Measurement of hole to hole frequency
- with diode and oscilloscope: 1.208kHz

Calculation for burst imaging

- APS bunch spacing: t = 154ns
- Number of pixels crossed during burst of 352 images: ≈ 8
- Pixel size: 200µm



Single bunch imaging is possible even at a repetition rate of 6.5MHz!!

Protein crystallography at P11



The experiment:

- Structure of Trypsin will be resolved from AGIPD data and compared to previously obtained results from Pilatus 6M.
- Bursts of 352 images were recorded for each orientation
- Eγ=12.4 keV

FМF

- Clearly visible diffraction patterns
- "Half Moon" shaped image of the part of the direct beam missing the beam stop
- Right image is before, left one after correction





European Molecular Biology Laboratory



P11 - The Bio-Imaging and Diffraction Beamline FS-DS, AGIPD





35000

30000

X-ray of a pendrive





Mean of 30000 frames 50µs integration time per frame



AGIPD 1.1



- Faster readout speed (33MHz) due to reduced parasitics
- Less crosstalk inside the pixel and between readout lines
- Easier calibration due to improved calibration circuits and less crosstalk
- Minor other improvements, e.g. gain encoding in fixed gain mode

It has been received back from fab Feb. 26th





torage Cell Row





Summary



	AGIPD
Pixel	64 x 64
Pixel size	200 x 200 μm²
Storage cells	352
Chip size	13.1 x 14.8 mm ²
Dynamic range	1 to >1·10 ⁴ x 12.4 keV
Frame rate	>4.5 MHz (burst)
Noise (rms)	<265 e ⁻ ENC
energy range(keV)	<6-15 keV
Non-linearity	<<1 %
Protection measure	Diode
Dead time	Triggered (EU-XFEL)
Vetoing scheme	yes
Technology	IBM 130nm

- Single photon sensitivity
- Dynamic range of up to 10⁴ Photons at 12keV
- Frame rates of up to 6.5MHz possible
- Improved AGIPD 1.1 received from fab last week (Feb. 26th)
- Delivery of AGIPD 1M to the European XFEL by mid of 2016.
- AGIPD 1M systems will be located at the XFEL beam lines <u>SPB</u>/SFX and MID
- SFX station at XFEL will use an AGIPD 4M system

Conclusions.

Due to such long term commitments, don't expect things to change too fast!

(except for new projects and developments)

FZJ will tape out their 3rd TSMC 65nm Silicon!

- VULCAN is currently under development
- KIT has developed the universal readout 'Photon V1' in UMC 180 nm
 - KIT submitted 13 chips on 8 runs in AMS 0.35µm, AMS 180nm HV and UMC 180nm
 - will also move to TSMC 65nm with some projects
- DESY has taped out ASICS for several projects in IBM/GF 130 nm
 - will move to 65nm based on a per-project evaluation

GSI will not move to TSMC 65nm in the near future

Due to long-term projects in other processes

We agreed on an common toolset

- CERN-provided design kit
 - For sharing and NDA reasons
- Cadence 6.x (OA) based design flow
 - Little obstacles for a common design repository

We started an Offer and whish list

For bartering designs and test environments

