### JTAG Debugging of multiple FPGAs

### Let Your Application benefit

annun .


www.nateurope.com

# Agenda Simplify JTAG Debugging of multiple FPGAs

- Motivation
- What is needed?
  - Backplane
  - JTAG Switch Module
- Examples
- Summary




### JTAG Connections System with multiple FPGA AMCs



### All JTAG Connections Routed to one Slot (JSM Slot)



Figure 2: Rear View




9 Cable Tray (Can be mounted above or 11 below the card cage)


Ground Terminal

slide 4 I © 2015 N.A.T. GmbH I All trademarks and logos are property of their respective holders

JTAG Interconnection to One Slot JTAG AMC 1-12, MCH 1+2, PM 1-4



### JTAG Switch Module for MTCA NAT-JSM: single, compact/mid/full-size



slide 6 I © 2014 N.A.T. GmbH I All trademarks and logos are property of their respective holders

### NAT-JSM: JTAG Channel Selection Rotary Switch and/or Webinterface

- AMC1-12
- PM 1-2
- MCH 1,2








slide 7 I © 2014 N.A.T. GmbH I All trademarks and logos are property of their respective holders


### NAT-JSM JTAG Connection JTAG-Probe of Xilinx, Lattice, Altera etc



slide 8 I © 2014 N.A.T. GmbH I All trademarks and logos are property of their respective holders


## Xilinx Connectivity Topology Xilinx Virtual Cable (XVC) over TCP/IP

V. N. N.




#### NAT-JSM Ethernet to Xilinx HW Manager connect\_hw\_server open\_hw\_target -xvc\_url 192.168.137.193:2542

1.7.4




### Xilinx-Vivado Tool Running development



slide 11 I © 2014 N.A.T. GmbH I All trademarks and logos are property of their respective holders

### Xilinx Vivado Software Hardware-Monitor (live Temp and Voltages)



slide 12 I © 2014 N.A.T. GmbH I All trademarks and logos are property of their respective holders

### Tutorial IBERT Tool Live via JTAG Tuning & Analysis of SerDes, Eye-Opening

			1 (d) (d) (d) (d) (d)
project, 1 - Duherden, mattiproject,	Uproject, Lopi - Vivado 2015.2	e m)	2 Tex Navigety
i fåt fips jock gindes ti	vfor hes into	(C)-tard-controls	410
🤮 i un 44 🗟 🕼 🗙 👂	🕨 🐮 🚳 🛠 🖺 🥘 Exelutions 👘 🖉 🛞 🖉	Ð.	tooly a Insject Nameper
e Tangatar 🛛 🔍	Proped Hanager (propel_1		X Bransteine
I #	3acm - D d X	E hope Lanary x 9 Pratika x	
Project Planagor	4. 工業(総計) 目 王	Hi peeds 0-	👂 P Cable
Anged Setting     Anged Setting     Anged Setting     Anged Setting     Anged Setting     Progetif     Setion Setting     Boundation Setting     Anged	Composition of the second	Image:	<ul> <li>P Sequer</li> <li>Cone Bail S</li> <li>Second Bail</li> </ul>
Commute Biolenan Commute Biolenan Com Handware Hanager	Despitus	- 0 ( hypers 105 76 105 76 765 febilade UFS US 175 75 75 8605 025 025 025 025 025 025 025	
	Control (Control (Contro) (Control (Control (Control (Control (Control (Control (Contro)		Disal 2

slide 13 I © 2014 N.A.T. GmbH I All trademarks and logos are property of their respective holders


4 4 F 8 V

### NAT-JSM Backplane Connector Adaptable Pin Configuration (FPGA)



	Pin #	JSM-Signal	JSM-Signal	Pin #
	1	GND	GND	170
	2	PP MCH1	STCK1	169
	3	IO_1 (PS1#) (*)	STERI STMS1	168
	4	3.3V (MP)	STD1	167
	5	GA0	STD01	166
	6	IO_2 (ETH) (*)	STRST#1	165
	7	GND	GND	164
	8	IO_3 (ETH) (*)	STCK2	163
	9	PP_MCH1	STMS2	162
	10	GND	GND	161
	11	TCK1	STDI2	160
	12	TMS1	STD02	159
	13	GND	GND	158
	14	TDI1	STRST#2	157
	15	TDO1	STCK3	156
	16	GND	GND	155
	17	GA1	STMS3	154
	18	NC (PWR)	STDI3	153
	19	GND	GND	152
	20	TRST#1	STDO3	151
	21	TMREQ#1	STRST#3	150
	22	GND	GND	149
	23	TCK2	STCK4	148
	24	TMS2	STMS4	147
	25	GND	GND	146
	26	GA2	STDI4	145
	27	PWR_SMP	STDO4	144
	28	GND	GND	143
	29	TDI2	STRST#4	142
	30	TDO2	STCK5	141
slide 14 l © 201	31	GND	GND	140
	32	TRST#2	STMS5	139

### NAT-JSM compatible with most of todays MTCA chassis providing a JSM slot



- JTAG download from MCH via WEB Interface
- JTAG programming connector at front panel
- JTAG to USB interface at front panel
- Target selection through JTAG information
- Overrule of automatic operation and dedicated selection of JTAG target by front panel elements
- Multiple JSM Pinout configurations via FPGA
  - output drivers are turned on if JSM slot is detected
- Power supply through MCH power channels or power module SMP power
- Minimal power consumption

### Thank you very much! Questions?



Vollrath Dirksen Strategic Business Development Manager

vollrath.dirksen@nateurope.com

N.A.T. GmbH Konrad-Zuse-Platz 9 53227 Bonn, Germany

#### www.nateurope.com

