


The XFEL Timing System

Kay Rehlich, DESY MCS4




Introduction


- The XFEL can produce 27 000 bunches per second



The Basics



Triggers




MicroTCA.4 Timing Receiver / Transmitter

Can be used as a **timing receiver** or **transmitter**

Optional **RTM**:
9 transmitters,
Further triggers or clocks


MicroTCA **backplane**:
TCLKA and TCLKB,
8 * M-LVDS



RTM Timing Extension Modules


9 Lemo outputs (50 Ohm):

- Triggers, Clocks, Data
- 3 channels with 5ps resolution




9 SFP outputs:

- length compensated fiber links



9 Fiber outputs (ST):

- Triggers, Clocks, Data
- used for modulators



Timing in a MicroTCA.4 Crate

Common modules

Application modules


**MCH
Management**

CPU


Timing

**Machine
Protection
System**

**ADC
Digi. IO
Controller
....**




Timing Main Controls



23 Channels:
trigger/clock/data

5 Channels:
precision clocks

One Trigger/Clock/Data Channel Configuration



Delay and Width:

- up to 150ms
- in 9.23ns steps

Fine delay:

- 0.92ns steps

256 Triggers

Selection of:

- Trigger #
- Bunch Pattern
- Clock from FPGA


Combination w/ second channel:

- Gates
- Bursts
- Combine


Select source:

- Single delayed with width
- Combination
- Serial data

3 Channels with 5 ps resolution on RTM



Bunch Pattern





Burst Outputs by Bunch Pattern

SlaveTiming.xml XFEL.DIAG/TIMER/DI30I1/

Triggers & Clocks Expert Info Drift Compensation RTM MPS & Interlock BlockDiagr. XFEL.DIAG/TIMER/DI30I1/

Operation Mode

Receiver Mode

* 9.0277 ns

Fiber link length delay: ns

Position in tunnel delay: ns = Pos [m] * 0.3614

Configure as:

Bunch Pattern Output

Trigger #: Delay: * 9.23ns = 0 s

Bunch Pattern Mask 1: Destination Laser Charge

Bunch Pattern Mask 2: Destination Laser Charge

Bunch Pattern Mask 3: Destination Laser Charge

Bunch Pattern Mask 4: Destination Laser Charge

Bunch Pattern Mask 5: Destination Laser Charge

Bunch Pattern Mask 6: Destination Laser Charge

FPGA Clock Divider

Clock 1 divider: 54 MHz / (+ 1) = 0.1003 MHz

Clock 2 divider: 54 MHz / (+ 1) = 54.1667 MHz

Clock 3 divider: 54 MHz / (+ 1) = 0.2006 MHz

Master Timing: Definition of Triggers

SlaveTiming.xml XFEL.DIAG/TIMER.CENTRAL/MASTER/

Triggers & Clocks Expert Info Drift Compensation RTM MPS & Interlock BlockDiagr. XFEL.DIAG/TIMER.CENTRAL/MASTER/

Operation Mode

Transmitter Mode 0

Event #: Delay * 9.23ns: divider:

Event	Event #	Delay * 9.23ns	divider
EVENT0	0	0	
EVENT1	1	0	
EVENT2	2	1083423	
EVENT3	3	5417118	
EVENT4	16	5958829	
EVENT5	103	5417118	
EVENT6	116	5958829	
EVENT7	26	5958829	
EVENT8	25	5958829	
EVENT9	0	0	
EVENT10	0	0	
EVENT11	0	0	
EVENT12	0	0	
EVENT13	0	0	
EVENT14	0	0	
EVENT15	0	0	

☒ ext 50Hz

10 Hz

& -> Main Trigger

10.833MHz / n+1

107

Divider from Main Trigger:

10 10 1 5

9 9 0 4

Configure as: Receiver Transmitter Stand-alone FLASH Master

Bunch Pattern Output

Trigger #: 0 Delay: 0 * 9.23ns = 0 s

Bunch Pattern Mask 1: 1 2 3 3 2 1 Destination Laser Charge

Bunch Pattern Mask 2: 1 2 3 3 2 1 Destination Laser Charge

Bunch Pattern Mask 3: 1 2 3 3 2 1 Destination Laser Charge

Bunch Pattern Mask 4: 1 2 3 3 2 1 Destination Laser Charge

Bunch Pattern Mask 5: 1 2 3 3 2 1 Destination Laser Charge

Bunch Pattern Mask 6: 1 2 3 3 2 1 Destination Laser Charge

FPGA Clock Divider

Clock 1 divider: 54 MHz / (11 + 1) = 4.5139 MHz

Clock 2 divider: 54 MHz / (11 + 1) = 4.5139 MHz

Clock 3 divider: 54 MHz / (0 + 1) = 54.1667 MHz


Fiber Link Outputs

Auto-detect:
is connected
to

Measured
link
delay



Timing Block Diagram



Summary

- 10 ps RMS jitter and drift after 4 km
- Provides:
 - Triggers with delays and width (9.23 ns resolution, 24 bit)
 - 3 Channels with 5 ps resolution on optional RTM
 - Wide range clocks with and without FPGA
 - Distributes data words and tables
 - Divider synchronization with main rep rate
 - Outputs on: front, backplane, RTM, RTM backplane
- User panels for complex functions
- Timing server has 1880 properties (incl. 160 archive chan.)
- Available from N.A.T: `NAMC_psTimer`