

ATLAS Strip CMOS HR-CHESS2 Initial Design Review

COMPARATOR

D. Das STFC-RAL, UK 29/10/15



2

Comparator schematic



- 3 stage open loop comparator design; modified PIMMS comparator
- 3rd stage was changed to a minimum-sized inverter for small propagation delay
- Added gain of 3rd stage increases resolution and reduces propagation delay
- Variable tail bias of the first two stages adds flexibility
- 3rd stage powered from digital supply & only draws power when switching; timewalk performance can be further improved at the expense of more power!





DC Transfer curves of comparator at different corners



Comparator Transient Simulation @ Temp = 27°C





5



Dependence of comparator fire time on signal must be < 1 BX i.e. 25ns

Expected \leq 16 ns time difference between comparator leading edges for input signal of size 500 e- and 5000 e- with a threshold/vRef set at 275 e-



Time-walk simulation Temp = -40°C & 1ns CC time



All process corners simulated; threshold adjusted for each process corner (small differences); temperature varied from +40°C to -40°C



Time-walk simulations

Threshold adjusted for each process corner (small differences)

Time-Walk (~1ns charge collection time)

	NOM	FAST	SLOW
+40°C	5.277ns	4.53ns	5.07ns
-40°C	5.237ns	4.984ns	5.26ns

Time-Walk (~10ns charge collection time)

	NOM	FAST	SLOW
+40°C	7.95ns	7.63ns	7.66ns
-40°C	8.34ns	8.1ns	8.15ns

- Meets specification in all corners
- Time-walk can be reduced at the expense of more power!