



Science & Technology Facilities Council

Technology


ATLAS Strip CMOS HR-CHESS2
Initial Design Review

COMPARATOR

D. Das
STFC-RAL, UK
29/10/15




Comparator schematic



- 3 stage open loop comparator design; modified PIMMS comparator
- 3rd stage was changed to a minimum-sized inverter for small propagation delay
- Added gain of 3rd stage increases resolution and reduces propagation delay
- Variable tail bias of the first two stages adds flexibility
- 3rd stage powered from digital supply & only draws power when switching; time-walk performance can be further improved at the expense of more power!



Comparator offset histogram



$\pm 3\sigma = 22.4\text{mV}$


iTailStage1=15 μA ; iTailStage2=6 μA ; Temp=27°C



DC Transfer curves of comparator at different corners


$i_{TailStage1}=15\mu A$; $i_{TailStage2}=5.5\mu A$; ;Temp=27°C

Name	Corner
vin[-	
vin[-	nom
vin[-	SF
vin[-	FAST
vin[-	SLOW
vin[-	FS
vin[+	
vin[+	nom
vin[+	SF
vin[+	FAST
vin[+	SLOW
vin[+	FS
IO.net23	
IO.net23	nom
IO.net23	SF
IO.net23	FAST
IO.net23	SLOW
IO.net23	FS
out[-	
out[-	nom
out[-	SF
out[-	FAST
out[-	SLOW
out[-	FS






Comparator Transient Simulation @ Temp = 27°C





Time-walk specification




Dependence of comparator fire time on signal must be < 1 BX i.e. 25ns

Expected ≤ 16 ns time difference between comparator leading edges for input signal of size 500 e- and 5000 e- with a threshold/vRef set at 275 e-




Time-walk simulation

Temp = -40°C & 1ns CC time



Comparator Input



Comparator Output

All process corners simulated; threshold adjusted for each process corner (small differences); temperature varied from +40°C to -40°C




Time-walk simulations

Threshold adjusted for each process corner (small differences)

Time-Walk (~1ns charge collection time)

	NOM	FAST	SLOW
+40°C	5.277ns	4.53ns	5.07ns
-40°C	5.237ns	4.984ns	5.26ns



Time-Walk (~10ns charge collection time)

	NOM	FAST	SLOW
+40°C	7.95ns	7.63ns	7.66ns
-40°C	8.34ns	8.1ns	8.15ns



- Meets specification in all corners
- Time-walk can be reduced at the expense of more power!