



Science & Technology Facilities Council

**Technology**

**ATLAS Strip CMOS HR-CHESS2**  
**Initial Design Review**

# **HIT ENCODING**


**D. Das, STFC-RAL, UK**  
**29/10/15**



Science & Technology Facilities Council

Technology

## Front-end implementation



1 column of front-end circuitry

Pixel contains 32 pre-amps

Periphery contains 32 Discriminators + 32 HIT Encoding Blocks



## HIT encoding principle (Same as HV-CHESS2)

| Hit | HitNext | nEncode | Flag |
|-----|---------|---------|------|
| 0   | 0       | 1       | 0    |
| 0   | 0       | 1       | 0    |
| 0   | 0       | 1       | 0    |
| 0   | 0       | 1       | 0    |
| 1   | 0       | 0       | 0    |
| 0   | 1       | 1       | 0    |
| 0   | 1       | 1       | 0    |
| 0   | 1       | 1       | 0    |
| 1   | 1       | 1       | 1    |
| 1   | 1       | 1       | 1    |
| 0   | 1       | 1       | 1    |

### Logic functions:

$$\text{HitNext} = (\text{HitNext}_{-1} \text{ OR } \text{Hit})$$

$$\text{Encoded} = (\overline{\text{Hit}} \text{ OR } \text{HitNext}_{-1})$$

$$\text{Flag} = \text{Flag}_{-1} \text{ OR } (\overline{\text{HitNext}_{-1}} \text{ NOR } \overline{\text{Hit}})$$


The *Encoded* signal controls sending the segment/pixel address (5-bits) to the periphery along with the Flag if it's raised.



Science & Technology Facilities Council

Technology

# HIT encoding logic conceptual block diagram



Edge detector latching  
on the leading (falling)  
edge of the comparator

Hit encoding


Hit address GRAY coded!



Science & Technology Facilities Council


# Technology

## Column Peripheral Implementation






# HIT detect and encoding logic implementation






# FLAG raising logic schematic





# Edge detector / Monostable simulation

| Name       | VDD18 |
|------------|-------|
| /OUT       | 1.8   |
| /OUTB      | 1.8   |
| /inputdata | 1.8   |
| /clkideal  | 1.8   |




Temp=27C  
Nominal Corner  
Clock=320MHz

Detects all falling edge transitions on the input data even at 320 MHz clock speed  
This block will operate at 40 Mhz




# Edge detector / Monostable simulation





# HIT encoding simulation for one complete column




Pixels hit: Pixel 1 & 32  
 Signal: Both 2Ke-  
 Hit time: 60 μsec  
 CC time: 1 ns  
 Address Out: Pixel 1  
 Pixel 1 address: 00000  
 Pixel 32 Address: 10000  
 FLAG Raised: YES

Temp=27C  
 Nominal corner  
 Clock=40MHz



# HIT encoding simulation (HIT detection)



Pixels hit: Pixel 1 & 32

Signal: Both 2Ke-

Hit time: 60  $\mu$ sec

CC time: 1ns

Address Out: Pixel 1

Pixel 1 address: 00000

Pixel 32 Address: 10000

FLAG Raised: YES

Temp=27C


Nominal corner

Clock=40MHz



# HIT encoding simulation (HIT propagation)

| Name         | vpdiodebias |
|--------------|-------------|
| CLK          | 1.6         |
| FLAG         | 1.6         |
| HITNext      | 1.6         |
| H[<1>]       | 1.6         |
| H[<31>]      | 1.6         |
| DValid[<32>] | 1.6         |
| DValid[<1>]  | 1.6         |



Pixels hit: Pixel 1 & 32  
 Signal: Both 2Ke-  
 Hit time: 60μsec  
 CC time: 1ns  
 Address Out: Pixel 1  
 Pixel 1 address: 00000  
 Pixel 32 Address: 10000  
 FLAG Raised: YES


Temp=27C  
 Nominal corner  
 Clock=40MHz

HIT Signal Propagation Time < 6ns from top to bottom of column



# HIT encoding simulation

## 1 pixel in the middle hit



Pixels hit: Pixel 16

Signal: 2Ke-

Hit time: 60 μsec

CC time: 1 ns

Address Out: Pixel 16

Pixel 16 address: 01000

FLAG Raised: NO

Temp=27C

Nominal corner

Clock=40MHz



# One complete column total power drawn

| Rail              | I <sub>rms</sub> |
|-------------------|------------------|
| VDDD              | 67μA             |
| VCC               | 376μA            |
| VDDA Pixel        | 106μA            |
| VDDA<br>Periphery | 582μA            |

Pixels hit: Pixel 1 & 32  
 Signal: Both 2Ke-  
 Hit time: 60μsec  
 CC time: 1ns

Temp=27C  
 Fast corner  
 Clock=40MHz

