



Science & Technology Facilities Council

Technology


ATLAS Strip CMOS HR-CHESS2
Initial Design Review

CALIBRATION

D. Das
STFC-RAL, UK
29/10/15




Analogue front-end conceptual block diagram






Comparator offset histogram






vRef/threshold calibration concept



- Global v_{Ref} provided externally; we can tune v_{Ref} locally using 5-bit Trim DAC
- Trim DAC sinks current; small voltage drop across $11K\Omega$ poly resistor
- Tuning range needs to span $\pm 3\sigma \approx 25mV$ to correct for comparator threshold
- 5-bit to allow more range or better resolution
- LSB set by external reference current i_{Ref}
- Trim DAC output current i_{Trim} is binary weighted
- Poly resistor has good linearity; low temp. and voltage coefficients; low parasitics



5-bit Trim DAC schematic




- 5-bit binary weighted current DAC; B0-B4 are configuration bits
- Each branch has PMOS cascode current mirrors for high linearity/accuracy
- Global reference current provided externally sets LSB
- Each branch has two transmission gates controlled by B0-B4 which divert current
- Two simple NMOS current mirror used as output stage
- Large enough device sizes in each branch ensures good matching




5-bit Trim DAC iLSB & FSR Monte Carlo

$T = 27^{\circ}\text{C}$
 $i\text{Ref}=80\text{nA}$



iLSB




FSR
(Full Scale Range)



5-bit Trim DAC DNL Monte Carlo


$T = 27^{\circ}\text{C}$
 $i_{\text{Ref}} = 80\text{nA}$

$$\text{DNL}(i) = \frac{V_{\text{out}}(i+1) - V_{\text{out}}(i)}{\text{ideal LSB step width}} - 1$$






5-bit Trim DAC INL Monte Carlo



Need to divide these values by i_{LSB} to obtain values in terms of LSB



5-bit Trim DAC iTrim Monte Carlo





5-bit Trim DAC simulated specification


$T = 27^{\circ}\text{C}$
 $i_{\text{Ref}} = 80\text{nA}$

5-bit Trim DAC ($i_{\text{Ref}} = 80\text{nA}$)			
	Min	Max	Mean
LSB	68.59nA	90.09nA	78.76n
DNL	-0.561LSB	0.546LSB	
INL	-0.5LSB	0.6LSB	
FSR	2.19 μA	2.89 μA	2.52 μA



Full 5-bit Adjustment of Trim DAC


$T = 27^{\circ}\text{C}$
 $i_{\text{Ref}} = 80\text{nA}$
Nominal Corner






Full 5-bit sweep of vRef

$T = 27^{\circ}\text{C}$
 $i_{\text{Ref}} = 80\text{nA}$
Nominal Corner





$T = 27^{\circ}\text{C}$
 $i_{\text{Ref}} = 80\text{nA}$
Nominal Corner



10 Monte Carlo runs to obtain comparator offset variation before and after trimming.

Offset variation before trim: 4.9mV or 50e-

Offset variation after trim (residual noise): $196\mu\text{V}$ or 2e-