



Science & Technology Facilities Council

Technology


ATLAS Strip CMOS HR-CHESS2
Initial Design Review

CALIBRATION

D. Das
STFC-RAL, UK
29/10/15




Analogue front-end conceptual block diagram






Comparator offset histogram



$\pm 3\sigma = 22.4 \text{mV}$


iTailStage1=15 μ A; iTailStage2=6 μ A; Temp=27°C



- Global vRef provided externally; we can tune vRef locally using 5-bit Trim DAC
- Trim DAC sinks current; small voltage drop across $11\text{K}\Omega$ poly resistor
- Tuning range needs to span $\pm 3\sigma \approx 25\text{mV}$ to correct for comparator threshold
- 5-bit to allow more range or better resolution
- LSB set by external reference current i_{Ref}
- Trim DAC output current i_{Trim} is binary weighted
- Poly resistor has good linearity; low temp. and voltage coefficients; low parasitics



5-bit Trim DAC schematic






- 5-bit binary weighted current DAC; B0-B4 are configuration bits
- Each branch has PMOS cascode current mirrors for high linearity/accuracy
- Global reference current provided externally sets LSB
- Each branch has two transmission gates controlled by B0-B4 which divert current
- Two simple NMOS current mirror used as output stage
- Large enough device sizes in each branch ensures good matching




5-bit Trim DAC iLSB & FSR Monte Carlo


T = 27°C
iRef=80nA








Need to divide these values by iLSB to obtain values in terms of LSB

**5-bit Trim DAC
iTrim Monte Carlo**




**T = 27°C
iRef=80nA**

5-bit Trim DAC (iRef=80nA)			
	Min	Max	Mean
LSB	68.59nA	90.09nA	78.76n
DNL	-0.561LSB	0.546LSB	
INL	-0.5LSB	0.6LSB	
FSR	2.19µA	2.89µA	2.52µA

**Full 5-bit Adjustment of
Trim DAC**




Full 5-bit sweep of vRef





Offset trim simulation

$T = 27^\circ\text{C}$
 $i_{\text{Ref}} = 80\text{nA}$
Nominal Corner



10 Monte Carlo runs to obtain comparator offset variation before and after trimming.
Offset variation before trim: 4.9mV or 50e-
Offset variation after trim (residual noise): 196 μV or 2e-