



10th Annual Meeting of the Helmholtz Alliance "Physics at the Terascale"

Phil Allport

- **Overview of HL-LHC Programme**
 - Tracking Technologies
 - Silicon Detectors
 - ATLAS, CMS, LHCb, ALICE
 - Gaseous Detectors
 - Muon Spectrometers, ALICE TPC
 - Scintillating Fibre
 - LHCb
- Calorimeter Upgrades
 - Electromagnetic
 - Hadron

High Luminosity

HC

- Fast Timing Detectors and Particle Identification
- Read-out and Triggering
- Conclusions

11/23/2016









LHC / HL-LHC Plan



CERN Council (May 2013) "The discovery of the Higgs boson is the start of a major programme of work to measure this 7 TeV particle's properties with the highest possible precision for testing the validity of the Standard Model and to search for further new physics at the



energy frontier. The LHC is in a unique position to pursue this programme."

"Europe's top priority should be the exploitation of the full potential of the LHC, including the <u>high-luminosity upgrade of the machine and detectors</u> with a view to collecting ten times more data than in the initial design, by around 2030"

HEPAP in the US (May 2014) decided: "The <u>HL-LHC</u> is strongly supported and is the first high-priority large-category project in our recommended program"

CERN Council (June 2016) Formal approval of the High Luminosity LHC project, HL-LHC





https://indico.cern.ch/category/4863/



https://indico.cern.ch/event/524795/



Radiation damage to triplet magnets at 300 fb-1



1983	:	First studies for the LHC project
1988	:	First magnet model (feasibility)
1994	÷	Approval of the LHC by the CERN Council
1996-1999	1	Series production industrialisation
1998	:	Declaration of Public Utility & Start of civil engineering
1998-2000	1	Placement of the main production contracts
2004	1	Start of the LHC installation
2005-2007	:	Magnets Installation in the tunnel
2006-2008	1	Hardware commissioning
2008-2009	1	Beam commissioning and repair
2010-2035	5:	Physics exploitation
		2010 – 2012 : Run 1 ;7 and 8 TeV

2015 – 2018 : Run 2 ; 13 TeV

2024 – 2025 : HL-LHC installation

2021 - 2023 : Run 3

LHC accelerator overviw Frédérick Bordry 3™ ECFA High-luminosity LHC experiments workshop

High Luminosity

HC

October 2016 – Aix-les-Bains

Goal of HL-LHC project:

- 250 300 fb⁻¹ per year
- 3000 fb⁻¹ in about 10 years

Around 300 fb⁻¹ the present Inner Triplet magnets reach the end of their useful life (due to radiation damage) and must be replaced.

12





Goal of High Luminosity LHC (HL-LHC):

The main objective of HiLumi LHC Design Study is to determine a hardware configuration and a set of beam parameters that will allow the LHC to reach the following targets:

Prepare machine for operation beyond 2025 and up to 2035-37

Devise beam parameters and operation scenarios for:

#enabling a total integrated luminosity of 3000 fb⁻¹

#implying an integrated luminosity of **250-300 fb⁻¹ per year**,

#design for μ ~ 140 (~ 200) (→ peak luminosity of 5 (7) 10³⁴ cm⁻² s⁻¹) pile-up density (<1.3 events/mm)

#design equipment for 'ultimate' performance of **7.5 10³⁴ cm**⁻² s⁻¹ and **4000 fb**⁻¹

=> Ten times the luminosity reach of first 10 years of LHC operation

LHC accelerator overviw Frédérick Bordny 3rd ECFA High-luminosity LHC experiments workshop 3rd October 2016 – Aix-les-Bains





High Luminosity ATLAS: Phase-II Upgrades

25 Ξ



BIRMINGHAM

<u>https://cds.cern.ch/record/2055248/files/LHCC-G-166.pdf</u> Muon Detectors Tile Calorimeter Liquid Argon Calorimeter



SCT Tracker Pixel Detector TRT Tracker

ATLAS Upgrade Timeline

2023 2024 2025 2026 2027 202835
3 LS3 Run 4 "HL"
Phase-2 Upgrade
L = 7.5e34 (μ~200)
int L = 3000 fb ⁻¹
All new Tracking Inner
Detector (ITk-Strip/Pixel)
Calorimeter Electronics
Upgrade
New Forward Calorimeter ?
Muon System Upgrade
TDAQ Phase-2

HC	Detector	Upgrades
	Dettettor	opgrades

Trigger and Data Acquisition	Reference (275 MCHF)	Scoping Scenarie Middle (235 MCHF)	os Low (200 MCHF)
Level 0 Trigger System			
Central Trigger	1	1	1
Calorimeter Trigger (e/y)	$ \eta < 4.0$	$ \eta = 3.2$	q < 2.5
Muon Barrel Trigger	MDT everywhere RPC-BI Tile-µ	MOT (BM & BO only) Partial ij coverage RPC Tile-ji	MDT (BM & BO only) -BI No RPC-BI Tito-µ
Muon End-cap Trigger	MDT everywhere	MDT (EE&EM only)	MDT (EE&EM only)
Level-1 Trigger System	10		
Output Rate [kHz]	400	200	200
Central Trigger	1	*	1
Global Trigger	1	1	1
Level-1 Track Trigger (Rol based tracking)	$p_{\rm T} > 4~{ m GeV}$ $ \eta \le 4.0$	$p_T > 4 \text{ GeV}$ $ q \le 3.2$	$p_T > 8 \text{ GeV}$ $ \psi \le 2.7$
High-Level Trigger			
FTK++ (Full tracking)	p _T > 1 GeV 100 kHz	p _T > 1 GeV 50 kHz	$p_T > 2$ GeV 50 kHz
Event Filter	10 kHz output	5 KH2	5 kHz
DAQ			
Detector Readout	[400 kHz L1 rate]	[200 kHz L1 rate]	(200 kHz L1 rate)
DataFlow	[400 kHz L1 rate]	[200 kHz L1 rate]	[200 kHz L1 rate]
Detector System	Reference (275 MCHF)	Scoping Scenari Middle (235 MCHF)	os Low (200 MCHF)
Inner Tracker			
Pixel Detector	$ \eta \le 4.0$	$ \eta \le 3.2$	$ \eta \le 2.7$
Barrel Strip Detector	1	√ [No stub layer]	✓ No stereo in layers #2,#4] [Remove layer #3] [No stub layer]
Endcap Strip Detector	× [√ Remove 1 disk/side]	✓ [Remove 1 disk/side]
Calorimeters			
LAr Calorimeter Electronics	1	1	✓
Tile Calorimeter Electronics	1	1	1
Forward Calorimeter	1	×	×
High Granularity Precision Timing Detector	1	×	×
Muon Spectrometer	Referer (275 MC	Scoping Scer nce Middle HF) (235 MCHF	narios Low ^{F)} (200 MCHF)
Barrel Detectors and Elec	tronics		
RPC Trigger Electronics	1	1	1
MDT Front-End and readout electronics (BI+BM+BO)	1	✓ [BM+BO on	✓ ly] [BM+BO only]
RPC Inner layer in the whole layer	1	✓ [in half layer (only] X
Barrel Inner sMDT Detect in the whole layer	ors 🗸	✓ [in half layer o	only] X
MDT L0 Trigger Electronic (BI +BM+BO)	s 🗸	(BI +BM on	ly] [BI +BM only]

1

1

1

[EE +EM only]

1

x

[EE +EM only

1

GC Trigger Electronics MDT L0 Trigger and

in Bia Wheel Inner Rina Very-forward Muon

sTGC Detectors

tagger

Front-End read-out electronics (EE+EM+EO)

11/23/2016

88

High Luminosity **CMS: Phase-II Upgrades**

http://cds.cern.ch/record/2055167/files/LHCC-G-165.pdf?version=4

New Tracker

- Radiation tolerant high granularity less • material
- Tracks (P_T >2GeV) in hardware trigger (L1)
- Coverage up to $\eta \sim 4$

Barrel ECAL

- Replace FE/BE electronics
- Cool detector/APDs

Trigger/DAQ

- L1 (hardware) with tracks and rate up \sim 750 kHz
- L1 Latency 12.5 µs
- HLT output rate 7.5 kHz

Muons

- Replace DT and CSC FE/BE electronics
- Complete RPC coverage in forward region (new GEM/RPC technology)
- Muon-tagging up to $\eta \sim 3$

New Endcap Calorimeters

- Radiation tolerant
- High granularity
- Timing capability







LHC Detector Upgrades

11/23/2016





Tracking Technologies



- For HL-LHC, fine granularity over large areas and minimal mass are targeted consistent with constraints of very high radiation environment, very high hit and data rates, cooling, plus complex event triggering capabilities
- Vertex detectors target finest granularity (RD53: 50μm×50 μm pixels), minimal scattering material (ALICE: <0.5% X₀/layer) and the highest radiation tolerance (ATLAS and CMS: 2×10¹⁶n_{eq}/cm² and 1Grad, RD50)
- Large area silicon coverage for high efficiency track finding (>99% for muons), precision momentum resolution (even 30% at 1 TeV), good extrapolation outwards and into pixel layers, excellent pattern recognition even in dense jets, low material, triggering capability and be highly cost effective
- Systems require low mass cooling and compact, radiation-hard, optical plus electrical links with HV/LV multiplexing (very large numbers of channels running at low voltages drawing high currents → power loss in cables)
- Muon detectors need improved spatial resolution and enhanced rate capability

 advanced micro-pattern gas detectors
- Fast detector plus electronics layers with read-out into first level of triggering
- Large area detector construction necessitates very close links with industry to develop designs and processes for mass production
- Other technologies include scintillating fibres (LHCb) and straws (NA62, Mu2e)
 LHC Detector Upgrades





Current ATLAS Inner Detector (60m², 10⁸ channels)







Current ATLAS Inner Detector (60m², 10⁸ channels)





High Luminosity

HC



New All Silicon Inner Detector (200m², ~10¹⁰ channels)











LHC Detector Upgrades







High Luminosity LHC



CMS Tracker Upgrade



Outer trackers need radiation hardness of current n-in-n pixel sensors at fraction of the cost



LHC Detector Upgrades



CMS Tracker Upgrade



Paired layers with short strips (outer radii) and long pixels plus short strips (inner radii)

CBC ASIC 130 nm CO2 cooling based on pixel Phase 1 dev. 100kW power common with ATLAS

Strip-Strip module

DC-DC conversion based on pixel Phase 1 common dev. with ATLAS



5cm x 10cm silicon strip sensors

- strips: length 2.5cm, pitch 100μm
- AC coupled with poly-silicon bias resistors

5cm x 10cm silicon macro-pixel sensors

- strips: length 1.5mm, pitch 100μm
- DC coupled with punch-through biasing

Concentrator ASIC 130 and/or 65 nm

SSA/MPA ASIC

65 nm being designed

GBT 65 nm & Optical Link dev. low power - compact packaging wo connector - based on common dev. for LHC experiments



PitelStip nodule









LHC Detector Upgrades

Hadron Collider Hybrid Pixels Luminosity

(ECFA 13/284 https://cds.cern.ch/record/1631032)



HL-LHC (3000fb⁻¹) implies doses up to 2×10¹⁶n_{eq}/cm² and 1Grad (also up to 200 collisions per beam crossing). However n-in-n, n-in-p planar, 3D and diamond sensors are useable after such doses



The mechanisms leading to larger than expected signals (also seen) in 3D sensors) is mostly understood and is even now being exploited (doping profile, trenches) to enhance the signals after radiation

Use of 65nm (RD53) CMOS ASIC technology allows pixel sizes of 50μm×50μm or 25μm×100μm (LHCb VeLoPIX 130nm: 55μm×55μm)



(3D sensors installed in ATLAS IBL)

Large format sensors needed to tile larger areas and examples have LHCb been prototyped with a number of potential suppliers



High

HC



24 stations with sensors down to 5.1mm from the beam

22





High Luminosity ATLAS and CMS Pixel Read-out

(LHCC Report)



RD53: Common 65nm CMOS pixel ASIC development

3.2 mn

Many Challenges being addressed

- PMOS test structure radiation effects with narrow and short channels
- Architecture simulations and optimization using Monte Carlo hit data from experiments.
- Global floor plan: Upscaled small demonstrator
- Shared repositories: IPs, FEs, RTL code, Simulation, full design
- Optimization of design flow & tools for very large complex design
- Integration of FEs (4) with biasing and required adaptions
- Integration of monitoring: ADC, Temp sensor, voltages, currents, etc.
- Integration of serial powering
 - Distributed power dissipation, power profiling, decoupling, system simulations
- Integration of IO pad frame
- Digital: RTL coding and technology mapping
 - Pixel array: Optimization (power, size, radiation tolerance)
 - EOC: Command decoder, chip configuration, readout data formatting, data compression

Global bia

- Synthesis and timing optimization/verification with radiation effects
- Verification framework
- Several topics still to be addressed
 - SEU optimisation and verification
 - Final integration
 - Extensive Analog and Digital verification
 - DRC verification
 - Submission



Significant V_t shift can develop with annealing depending on Temperature, Time, Bias, Device type, L, W, Received dose, but Indication that detrimental effects can be "avoided"/delayed by keeping cold





3.2 mm

MAPS HV/HR-CMOS Detectors Luminosity

- **Commercial CMOS Image Sensors offer possible dramatic** decrease in costs (Monolithic Active Pixel Sensors)
- MAPS can deliver very low power consumption at low R/O speeds, possibly <100mW/cm² i.e. simple water cooling
 - Ultra low material budget (cf ALICE ITS upgrade: <0.5% for inner layers, <1% for outer layers)
 - But these devices limited in speed and radiation hardness
 - **Current and proposed MAPS for heavy ion experiments**
 - integration time up to 4µs (noise, electron diffusion)
 - radiation resistance up to few 10¹³ n_{ed}cm⁻²
- Major developments in HV/HR-CMOS → deep depletion region with charge collection by drift not diffusion \rightarrow huge improvements in collection speed and radiation hardness
- Can either incorporate aspects of the analogue functionality into the sensor and simply glue to the FE ASIC developed for the 120 -Preliminary FWHM hybrid pixel solution or go full 100
- **Results on both approaches show** very promising radiation hardness 20





20 40 60 pouivalent fluence [10¹⁴ n/cm²

Neutron Irradiation



PMOS TRANSISTOR

DEEP PWEL

Timing [25ns bins]

2.78 ns @ 10¹⁵ n_{eg} /cm²

Charge collection time [ns]

TRANSISTOR

PWEL

High

HC

LHC Detector Upgrades



HL-LHC Tracker Performance







High Luminosity Gaseous Tracking Detectors



- Electronics upgrades maintain performance of existing detectors
 - DT/CSC: cope with increased bandwidth and high L1 rate
- New forward muon detectors to improve trigger capabilities to match the new environment and increase offline coverage
- GEM GE1/1 & 2/1 enable muon direction measurements
- RPC RE3/1 & 4/1 improve redundancy in far stations
- ME0 muon tracking and direction measurements for trigger, extend 4 coverage $\eta = 2.4 \rightarrow 2.9$

ATLAS: improve barrel muon trigger

- by installing 276 additional RPC chambers in the inner barrel layer **ATLAS** y [m] - to close acceptance gaps and redundancy, in particular
- to compensate for potential efficiency loss of existing RPCs sMDT chambers by replacement of the 96 monitored⁵ drift tube (MDT) chambers by Thin-gap RPCs small-diameter sMDT drift tube chambers
- to make space for the new RPCs and increase tracking rate capability 11/23/2016





small wheel



1.7 20.7°

1.8 18.8"

1.9 17.0

2.0 15.4

2.1 14.0 2.2 12.6

2.4 10.4 2.5 9.4

3.0 5.7

40 21 12 z (m)

HL-LHC background 5x rates and **6x total doses** with respect to LHC

ATLAS: improve endcap muon tracking and trigger

New Small Wheels in the EI layer with high-resolution small-strip sTGC trigger chambers and Micromegas tracking detectors with increased rate capability in LS2 (2019-20)

Extension of the EI sTGC trigger chamber layer to larger radii in LS3 (2024-26) under consideration

High Luminosity Gaseous Tracking Detectors



= 5 μm

50 um

Main R&D activities for ATLAS and CMS are for new muon chambers in the forward directions.

- Increase rate capabilities and radiation hardness
- Improved resolution (online trigger and offline analyses)
- Improved timing precision (background rejection)

Technologies

- **Gas Electron Multiplier (CMS forward** chambers, ALICE TPC and current LHCb)
- **MicroMegas and Thin Gap Chambers** (TGCs) (ATLAS forward chambers)
- **Resistive Plate Chambers (RPCs) low** resistivity glass for rate capability - multigap precision timing (ATLAS/CMS)





micro-pattern gas

detector R&D

Need to develop

LHC Detector Upgrades



🔊 3µm Cu

50µm Kapton

doi:10.1016/j.nima.2015

induction gap

GEM foil

Fabio Sauli



55 µm

70 um

4 layer stack to target Ion backflow < 1% given continuous readout at 50kHz **CERN RD51 common**



Full scale ATLAS **New Small Wheel MicroMegas** quadruplet completed and tested at CERN

11/23/2016

28

Bigh Luminosity Scintillating Fibre Tracking





11/23/2016



Calorimeter R&D



ATLAS LAr

0.27 m

FCal

- Major upgrades of HL-LHC calorimeter electronics to stream all data off detector at 40MHz to give ultimate trigger flexibility (GBT links)
- LAr excellent for radiation-hardness but granularity of read-out not optimised for HL-LHC conditions
 - ATLAS increased depth and segmentation (×10) inputs at Level-1
 Phase-I upgrade (better benefit from intrinsic spatial resolution)
 - Studied new sFCal with smaller LAr gaps and tube diameters, but detailed benefit/risk assessment argued against this (despite benefits of finer pitch and concerns about loss of highest η efficiencies)
- ATLAS Tile Calorimeter: replace HV, FE and BE electronics ATLAS TileCal Super-drawer
- For other scintillator based systems, can have issues with light yield and transparency (also for wavelength shifting fibres) after irradiation
- Orucial development is advanced commercial photo-detector technologies with high sensitivity, radiation tolerance, high granularity and low cost
- Major challenge for particle flow in calorimeters (very high granularity requirements over large areas) is cost optimisation plus need for extreme radiation hardness of all components in forward directions



LHC Detector Upgrades



11/23/2016

32



HL-LHC R/O and TDAQ



- Use of 65nm feature size ASICs for ~10Gb/s electrical+optical links based on custom devices on-detector (low mass, compact and radiation-hard)
- Also need ever more powerful and more complex FPGAs for data handling
- Where possible send digitized data off-detector for every bunch crossing (ie at 40MHz) leading to total bandwidths ~10⁵ Gb/s
- LHCb full triggerless (40MHz) operation, all data shipped to data acquisition
- HL-LHC operation 6-8 × 10⁹ interactions per second in 25ns bunch crossings
- ATLAS & CMS hardware (L1) trigger → maintain low trigger thresholds
 - Track information for high momentum resolution isolation vertexing
 - → can reduce rates of lepton triggers by a factor ~ 10 and help suppress pile-up jets
 - ATLAS: either L0/L1 (could allow L0 above a MHz if needed) or L0 only at 1MHz
 - CMS: ~750kHz L1 with tracking information
 - Increased L1 latency 10 30 μs
 - Improved algorithms
 - R&D on improved pattern recognition
 Associative Memories ASICs and advanced
 FPGAs to achieve fast track fitting for L1





HL-LHC R/O and TDAQ



- Use of 65nm feature size ASICs for ~10Gb/s electrical+optical links based on custom devices on-detector (low mass, compact and radiation-hard)
- Also need ever more powerful and more complex FPGAs for data handling
- Where possible send digitized data off-detector for every bunch crossing (ie at 40MHz) leading to total bandwidths ~10⁵ Gb/s
- LHCb full triggerless (40MHz) operation, all data shipped to data acquisition
- HL-LHC operation 6-8 × 10⁹ interactions per second in 25ns bunch crossings
- ATLAS & CMS hardware (L1) trigger → maintain low trigger thresholds
 - **Track information for high momentum resolution isolation vertexing**
 - \rightarrow can reduce rates of lepton triggers by a factor \sim 10 and help suppress pile-up jets
 - ATLAS: either L0/L1 (could allow L0 above a MHz if needed) or L0 only at 1MHz
 - CMS: ~750kHz L1 with tracking information
 - Increased L1 latency 10 30 μs
 - **Improved** algorithms
 - **R&D** on improved pattern recognition Associative Memories ASICs and advanced FPGAs to achieve fast track fitting for L1



- Parallelization
- Divide tracker in segments in ϕ / z
- Time-multiplexed systems -- process several BX simultaneously
- Different approaches to attack combinatorics & occupancies
 - Tracklet road search algorithm with full hit precision
- Hough transform with large timemultiplexina
- Associative memory (AM) pattern recognition (+ FPGA)



Fully FPGA based



- ✓ Programmable --> flexible systems
- Must fit within FPGA resources & latency



 Previous used (CDF & ATLAS FTK) but lower rates + longer latency ✓ Requires custom ASICs

11/23/2016



11/23/2016

HL-LHC R/O and TDAQ



LHCb full triggerless (40MHz) operation, all data shipped to data acquisition

No 'front-end' trigger, Event rate to DAQ nominally 40 MHz



Try to be flexible & scalable: 4 of 6 sub-detectors will use FPGAs in front-ends



LHC Detector Upgrades

35

High Luminosity **Microelectronics Evolution**



Microprocessor Transistor Counts 1971-2011 & Moore's Law



All these figures showed doubling times of < 2 years up to now. Some scalings will stop, but different improvements conceivable. Can still hope for major detector improvements and enhanced TDAQ plus computing capabilities. However, storage and CPU costs not expected to scale as fast as needed.

.HC

High **The Computing Challenge** Luminosity .HC



ALICE ATLAS CMS LHCb

CPU (HS06)

CPU



© 2009 Herb

Have to introduce parallelism into applications to fully exploit the continuing exponential CPU throughput gains

Some LHC software more than 20 years old

- Need to exploit modern hardware (manycore, GPU, etc.) to boost performance
- Need to modernize implementations

The available transistors are used for adding new CPU cores while keeping the clock frequency basically constant, thus limiting the power consumption



Technology at ~20%/year will bring x6-10 in 10-11 years

=> x10 above what is realistic to expect from technology with constant cost

All these figures showed doubling times of < 2 years up to now. Some scalings will stop, but different improvements conceivable. Can still hope for major detector improvements and enhanced TDAQ plus computing capabilities. However, storage and CPU costs not expected to scale as fast as needed.

11/23/2016

LHC Detector Upgrades

High Luminosity The Computing Challenge



HL-LHC baseline resource needs





- Reconstruction time dominates CPU consumption at HL-LHC
- Optimised detector layout can significantly reduce this
- Needs to become a factor in detector design

All these figures showed doubling times of < 2 years up to now. Some scalings will stop, but different improvements conceivable. Can still hope for major detector improvements and enhanced TDAQ plus computing capabilities. However, storage and CPU costs not expected to scale as fast as needed.

11/23/2016



Conclusions



- Many new results on performance and physics reach presented at ECFA HL-LHC (<u>https://indico.cern.ch/event/524795/timetable/</u>) for which there has not been time to present, nor the latest accelerator developments, interface to detectors and experiment schedules
- For lack of time, progress on Phase-I upgrade preparation has largely been omitted but this represents a huge international effort
- Failed to do justice to many aspects of detector R&D, along with developments in electronics, data acquisition, monitoring, alignment, global engineering, radiation protection ...
- Focus has been mainly on areas with more direct contact so many apologies also for omissions and, in particular, any errors
- Progress with detector technology is in general keeping pace with the requirements from the machine schedule but resources are an issue despite good coordination of efforts between experiments
- Sizeable and highly dedicated community engaged in detector R&D for upgrade of LHC experiments for the challenges of the HL-LHC





BACK-UP

11/23/2016

Luminous Region

- Complex set of machine parameters define luminous region (β^* , bunch length, crossing angle, etc.)
- Experiments just see spatial and temporal distribution and the evolution within fill
 - Transverse distribution not a concern as is small
 - Most detectors blind to spread in time (<1ns), but precision timing detector under evaluation
 - Primary concern is pile-up density in z (events per mm) and overall pile-up level
- Note: luminous region is not always Gaussian shaped



Bigh High High Phase-II Tracker Upgrade (ITk)



New All Silicon Inner Detector

Recent baseline change from 5 paired strip layers (paired for 40mrad stereo) plus 4 pixel layers to 5 pixel and 4 strip layers (barrel) with 345mm radius boundary between the two systems. → Large area of pixel system particularly at high radii where radiation levels are less extreme.



Several layouts are under consideration including (not shown here) pixel layers with inclined sensors. The main differences in the ATLAS Phase-II Upgrade Scoping Document (CERN-LHCC-2015-020 ; LHCC-G-166) were in terms of the η coverage of the tracker which relates to the area of the pixel system ranging from ~13m² to ~16m².

ATLAS Muon Spectrometer



 About 1200 Monitored Drift Tube (MDT) precision tracking chambers with in total 140k drift tubes: sense wire positioning accuracy of 20 µm and chamber spatial resolution of 40 µm.

Track sagitta measurement in 3 detector layers. Optical alignment system with 30 µm sagitta correction accuracy.

• Combined with 600 RPC (double gas gaps, barrel BM, BO) and 3600 TGC (endcaps) trigger chambers for L1 muon trigger, BCID and 2nd coord.measurement (< 10 ns time and order cm spatial resolution).

High neutron and gamma background rates: up to 400 Hz/cm² in EI MDTs at LHC design luminosity.

About 7 x higher background rates expected at HL-LHC, as well as much increased muon trigger rate.

Replacement of TGC chambers

TGC rate capability is sufficient for HL-LHC

Two options under study.

 from Lol, Scoping Doc.: Replacement of inner ring of "Big Wheel" with TGCs (sTGCs) with Improved spatial resolution

Main goal is improve trigger selectivity in forward region. From latest studies it may not be necessary



EIL4 chambers,

1<|η|<1.3 only on "large" φ sectors. Currently only one TGC doublet, with coarse resolution in trigger readout: Trigger with weak inner-plane coincidence.

Proposal to replace with triplet with better granularity to improve the trigger selectivity. Would bring to same level of fake rejection as in NSW and in "small" sectors (BIS78).

High LHC CMS: Strip-Pixel Module

11





RADIATION STUDIES FE-CHIPS

ABC130 Digital Current versus Total Ionising Dose



Source	T (C)	Current Increase Factor	Dose Rate (MRad/h)
Co-60 CERN	-25	2.5	0,0023
Co-60 CERN	-10	1.9	0,0023
Co-60 CERN	-10	1.3	0,0006
x-ray CERN	-15	3.9	0,062
x-ray CERN	-15	13.6	2,25
x-ray CERN	+20	5.2	2,25
Birmingham-p	-25	9.7	1,25

- Studies at various facilities with different dose types, rates and environmental conditions with FE-chip ABC130.
 - Increase in noise up to ~10 MRad
 - Small O(1%) decrease in gain recovering at high doses
 - Current peak induced by TID at 1MRad
 - Effect depending on dose rate and temperature.
- Load on cooling/power at large object level have been calculated.
- Improved design of front-end chip to reduce impact of total ionising dose.
- Mitigate impact of increased current by designing powering and cooling appropriately.

RADIATION STUDIES FE-CHIPS

ABC130 Digital Current versus Total Ionising Dose



- Studies at various facilities with different dose types, rates and environmental conditions with FE-chip ABC130.
 - Increase in noise up to ~10 MRad
 - Small O(1%) decrease in gain recovering at high doses
 - Current peak induced by TID at 1MRad
 - Effect depending on dose rate and temperature.
- Load on cooling/power at large object level have been calculated.
- Improved design of front-end chip to reduce impact of total ionising dose.
- Mitigate impact of increased current by designing powering and cooling appropriately.

TID CURRENT INCREASE

Surface effects: Generation of charge traps due to ionizing energy loss (Total ionising dose, TID) (main problem for electronics).

- The leakage current is the sum of different mechanisms involving:
 - the creation/trapping of charge (by radiation)
 - its passivation/de-trapping (by thermal excitation)
- These phenomena are dose rate and temperature dependent!
- Charge trapped in the STI oxide
 - +Q charge
 - Fast creation
 - Annealing already at T_{amb}
- Interface states at STI-Silicon interface
 - -Q for NMOS, +Q for PMOS
 - Slow creation
 - Annealing starts at 80-100C





RD53 (65nm ASIC) Status



Radiation hardness issues in 130nm and 65nm CMOS ACES 2016

CES 201

F.Faccio CERN - EP/ESE

... and current consumption in the ATLAS IBL in the experiment during data acquisition



130nm

65nm

High Luminosity LHC

- 2 Technologies available for ASIC design
- The present streamline is recommended for all new designs, it appears good for the targeted TID levels

The charge trapped in the lateral STI can also influence the characteristics of the main transistor - more evidently if it is narrow.

This has been called Radiation Induced Narrow Channel Effect (RINCE)

"RINCE" introduced at NSREC 2005 (F.Faccio and G.Cervelli, "Radiation induced edge effects in deep submicron CMOS transistors", IEEE Trans Nucl Science, Vol.52, N.6, Dec2005, pp.2413-2420)

Example: apparent Vth shift in NMOS and PMOS transistors of different W, Tech. A





RISCE: Short channel PMOS are more damaged than NMOS Damage occurs also in ELT transistors, hence it can not be due to the STI oxide

In some of the results above we can see analogies with the phenomenology observed in

bipolar technologies subject to ELDRS (Enhanced Low Dose Rate Sensitivity)



all processes

Radiation tolerance varies in different Fabs, and can change over time. We have to:

- only qualify and use one Fab
- monitor regularly the natural radiation tolerance
- carefully qualify each ASIC during the prototyping and production phases

Short and narrow channel radiation-induced effects are strong (RINCE, RISCE).

These are complex and make the choice of a qualification procedure and of

appropriate design margins difficult, in particular for digital design

11/23/2016

LHC Detector Upgrades

The main parameters extracted from the measurements are:

- Drive current (Ion)
- Threshold voltage (V_{th})
- Transconductance (G_m)
- Leakage current





Test ROCs for R&D

~	8mm			
	ROC4Sens		Î	
1	55x160 pixels			mm
				×
			Ŷ	

PSI46dig
80x52 pixels

Name	Pixel Size (μm²)	Tech nology	Rad hard	Available ?
ROC4Sens	50x50	250 nm (IBM)	5 MGy	end-2016
FCP130	30x100	130 nm (GF)	5 MGy	end-2016
RD53A	50x50	65 nm	Up to 10 MGy	mid-2017?

"Fallback":

Name	Pixel Size (μm²)	Tech nology	Rad hard	Available?
PSI46dig	100x150	250 nm (IBM)	1.1 MGy	In hand



Fig. 8. Layout of $50 \ \mu m \times 50 \ \mu m$ pixel cells surrounded by larger cells to be compatible with the PSH6dig readout chip.

Yearly Report 2014 by Europractice



Statistics in CMOS technology use in Europe over the years. Where is the market going?



DATA TRANSMISSION ON BUS TAPE

- Bus tapes (up to 140 cm) provide:
 - all the low and high voltage from the end of structure to the module
 - all the high speed data links



- Designed to have very high reliability and minimum material.
 - Bottom shield is necessary to avoid influence of carbon fiber facing
- 1MHz readout specification requires
 - 640 Mbps for data transmission point to point
 - 160 Mbps transmission of TTC data on multi-drop lines
- Point to point data transmission:
 - Tape bandwidth in excess of the required 640 Mbps. The transmission robustness can be further enhanced by using 8/10b encoding.
- TTC multidrop:
 - Even with reflections from 10 hybrid loads the transmission works well at 160 Mbps
 - No errors in all tests with x2 load values, or x2 speed, or both.



Eye diagram for PRBS-31 (equivalent to no data encoding) for 160 Mbps and double the capacitive loads

Challenges with tracking @ L1



pt (GeV)

- Expected HL-LHC conditions • 40 MHz BX frequency, $\langle PU \rangle = 200$ • ~33 charged particles from minbias @ 14 TeV $\Rightarrow 6600$ charged particles / BX • ~200 tracks with $p_T > 2$ GeV per event • ~200 tracks with $p_T > 2$ GeV per event • 2.7% above 2 GeV 0.8% above 3 GeV
- Combinatorics ⇒ 15-20K input stubs / BX
- Data volumes ⇒ up to ~50 Tbits/s
- L1 trigger decision within 12.5 μs \Rightarrow time available for track finding ~4 μs





LHC Detector Upgrades

11/23/2016

CMS Phase-II Calorimeter





High Luminosity

LHC

11/23/2016

CMS need to replace ECAL and HCAL end-cap

calorimeters due to radiation damage



New Endcap Calorimeters

- Radiation tolerant
- High granularity



CMS scintillator-based HCAL with 30% of volume replaced by finger tiles to reduce optical path and attenuation



Si-HGC Event Displays





marcallo.mannelli@cern.ch

High

Luminosity HC

Trong Hieu TRAN

LHC Detector Upgrades



ILC /CLIC-like HGCAL



Reminder of the CALICE ECAL concept



mascallo.mannelli@cern.ch

LHC Detector Upgrades



ILC /CLIC-like HGCAL



59







Adaptation to CMS Endcaps



Big Differences include

- Power consumption, cooling, & Data rates
- Radiation and -30°C operating temperature
 - Thermal enclosure & services feed-troughs
- Profit from synergy with Tracker R&D
 - Sensors, cold operation & CO₂ cooling, Power & Read-Out

High

Luminosity







Exploit low cell occupancy and steeply falling energy spectrum, with simple data compression algorithm

CMS: from 1~2Gbps/Module up to ~8Gbps/Module in End-Cap; Dominated by L1 Trigger data Expect ~ *2 at FCC

marcallo.mannelli@cern.ch

Power ranges from $\sim 100 \text{W/m}^2$ in Barrel (300um thick sensors and 1cm² cell size)

Up to ~ 250W/m² in End-Cap (100um thick sensors and 0.5cm² cell size)

Operate Silicon at -30C⁰ (-35C⁰ if possible)



Input parameters, assumptions, disclaimers

Simple model based on today's computing models, but with expected HL-LHC operating parameters

ATLAS Input Parameters at HL-LHC (LOI = the ATLAS Letter of Intent for Upgrade Phase-2)

Output HLT rate: 10kHz (5 to 10 kHZ in LOI) Reco and Simul Time/Evt: from LOI Nr Events MC / Nr Events Data = 2 Fast Simulation: 50% of MC events LHC live seconds /year: 5.5M

CMS Input Parameters at HL-LHC

Output HLT rate 7.5 kHz LHC live seconds /year: 6.0M Dataset overlap factor: 1.2 Reco and Simul Time at mu=200 Nr Events MC / Nr Events Data = 1.3 Analysis estimated as +60% of all other CPU usage

Simplified Computing Model with respect to 2016/2017 resource requests:

Legacy from previous years not taken into account => Little difference at the beginning of the Run-4 but huge difference for Run-2 and Run-3



Simone.Campana@cern.ch - ECFA2016

overview

- Motivation:
 - Phase II trigger latency will be longer (>x4), current system cannot buffer enough data.
 - "Free-running" mode : data will be shipped to BE at 40 MHz
 - Current readout system limited to 100kHz, but 1-4MHz needed by L1/ L0.
 - Radiation tolerance need factor of ~3 improvement
- Phase I (2019/20): x10 finer granularity super-cells, 40MHz to L0 trigger.
 - will remain unchanged.



Upgrade of LAr Calorimeter Electronics



- LAr readout system requires upgrade for HL-LHC because:
 - current analog pipeline on front-end is not compatible with x4 longer L0 trigger latency of 10 µs
 - front-end and back-end systems are limited to 100 kHz readout much less than foreseen L0 accept rate of 1-4 MHz
 - radiation tolerance requirements increase by factor 3
- Phase-II upgrade (LS3, 2024-26):
 - free-running 40 MHz readout and of all LAr calorimeter cells
 - input to higher trigger levels/DAQ
 - off-detector long-latency data buffering
- Phase-I upgrade (LS2, 2019/20):
 - super-cell readout readout
 - x10 better granularity to first hardware trigger level than today
 - 40 MHz input to future L0 trigger



HL-LHC ATLAS Target Menu: Lepton triggers

Assumes Instantaneous Luminosities up to 7.5 10³⁴ Analysis Thresholds in GeV, Rates in kHz

Description	Run 1 Threshold	HL-LHC Threshold	L0 Rate	EF Rate
isolated e	20-25	22	200	2.20
di-electron	17, 17	15, 15	90	0.08
forward e	-	35	40	0.23
single y	40-60	120	66	0.27
di-photon	25, 25	25, 25	8	0.18
single µ	25	20	40	2.20
di-muon	12, 12	11, 11	20	0.25
e-µ	17, 6	15, 15	65	0.08
τ	100	150	20	0.13
di-tau	40,30	40, 30	200	0.08

Total non-hadronic L0 rate: ~750 kHz, EF rate: 5.7 kHz

HL-LHC ATLAS Target Menu: Hadronic triggers

Assumes Instantaneous Luminosities up to 7.5 10³⁴ Analysis Thresholds in GeV, Rates in kHz

Description	Run 1 Threshold	HL-LHC Threshold	L0 Rate	EF Rate*	
single jet	200	180	60	0.6	
large-R jet	-	375	35	0.35 as	sumes b-tagging
four jet	55	4 x 75	50	0.50	
forward jets	-	180	30	0.30 inc	ludes mult-jet
HT	-	500	60	0.60	nv mass mggers
MET	120	200	50	0.50	
JET + MET	150, 120	140, 125	60	0.30	

Total hadronic L0 Rate: ~250 kHz, EF Rate: 3.15 kHz

750 kHz (leptonic) + 250 kHz (hadronic) = 1000 kHz



A High-Granularity sFCal



High-granularity sFCal:

- smaller LAr gaps: approx 100 µm for FCal1
- \rightarrow proven to work in HiLum testbeam
- no summing of channel groups in FCal1
- \rightarrow x4 higher granularity in FCal1 at 3.2 < $|\eta|$ < 4.3

 \rightarrow improved pile-up suppression in particular in combination with ITk tracker extension to high $|\eta|$





ATLAS LAr Electronics Optimization and High-Granularity Forward Calorimetry