Double-demodulation Scheme ALPS-IIc Heterodyne Detector

Zachary Bush, Simon Barke, Guido Mueller

zbush@ufl.edu

Preliminary Results Mainz Meeting 7 March 2017









# (Very) Weak Signal

- 3 Signal generators phase locked to ADC/FPGA clock
- Not physically connected to ADC




# 1<sup>st</sup> Demodulation (FPGA)

- 64 MHz sampling rate (31.25 kHz output data rate)
- Only multiplication by sine at  $\rm f_s$  on the FPGA




# Data Transfer and Reduction


- Summation 1562 samples of Q
- File size does not exceed 1 GB / week




# Data Transfer and Reduction

- Data imported into MatLab
- MatLab LUT used to generate sine/cosine for second stage demodulation






#### Preliminary Results Mainz Meeting 7 March 2017




Preliminary Results Mainz Meeting 7 March 2017

1.9073 Hz Demodulation




Preliminary Results Mainz Meeting 7 March 2017

## Demodulation On/Off Resonance



Preliminary Results Mainz Meeting 7 March 2017



Preliminary Results Mainz Meeting 7 March 2017

### Summary

- Secondary demodulation in postprocessing
  - Shifts spurious signals away from DC
  - Preserves real signal
- Weak wireless signals, clean 20 hour run
- ~ 20 Hz data rate (<1 GB / week)</li>





Preliminary Results Mainz Meeting 7 March 2017

#### Summary

- Shortening antenna reduces amplitude of signal as expected
- Demodulation off "resonance" by 10<sup>-4</sup> Hz causes signal to vanish





Preliminary Results Mainz Meeting 7 March 2017

### **Current challenges**

- Longer data runs with weaker signals
  - Move terminated function generator farther away
- Solve buffer read/write skips (LabView)
  - 20+ hour run gave 3 buffer skips
  - Background Windows processes likely to blame
  - Write clock time to know when skips happen
  - Pad with Os
- Set up optical input signals
  - Connect Photodetector output to ADC
  - Shot-noise floor measurement
  - Calibration of device









Preliminary Results Mainz Meeting 7 March 2017


## **Double-demodulation Scheme**



## Double Demod Math



$$A \sin \left( (f_s + \epsilon)t + \phi \right) \times 1 \sin \left( f_s t \right) = \frac{A}{2} \cos \left( \epsilon t + \phi \right) -$$
Input Signal LUT output
$$\frac{A}{2} \cos \left( (2f_s + \epsilon)t + \phi \right)$$



$$I : \frac{A}{2} \cos (\epsilon t + \phi) \times 1 \cos (\epsilon t)$$
$$Q : \frac{A}{2} \cos (\epsilon t + \phi) \times 1 \sin (\epsilon t)$$


**FPGA Output** 


MatLab LUT


 $I: \frac{A}{2}\cos\left(\epsilon t + \phi\right) \times 1\cos\left(\epsilon t\right) =$ 

$$\frac{A}{4}\cos\left(\phi\right) + \frac{A}{4}\cos\left(2\epsilon t + \phi\right)$$

$$Q: \frac{A}{2}\cos\left(\epsilon t + \phi\right) \times \sin\left(\epsilon t\right) = \frac{A}{4}\sin\left(-\phi\right) + \frac{A}{4}\sin\left(2\epsilon t + \phi\right)$$







$$\frac{\sqrt{(\sum_{n=0}^{N} \mathbf{I})^2 + (\sum_{n=0}^{N} \mathbf{Q})^2}}{\sqrt{N}} = \frac{A}{4}\sqrt{N}$$