

Paul Scherrer Institut



D. Mezza, A. Mozzanica, <u>B. Schmitt</u>, X. Shi and J. Zhang

Gotthardll development status

XDAC Meeting, 16.05.2017





- 67mm x 130mm
- \bullet 50 μm pitch, 1280ch/module (same as MYTHEN)
- 10 chips, 4 analog outputs per chip
- 40 ADC channels @32Mhz,14bits
- Gbit Ethernet data transfer for readout
- 100M Ethernet for slow control/setup
- Fast readout (1MHz) with ~600 bunches per

EU-XFEL train measurable (memory for ~350)

- 60kHz continuous frame rate
- Integration in detector class for software control (same as Jungfrau)
- Developed in collaboration with Desy



Start with GotthardI and replace it with GotthardII



- Gotthard-II
- Gotthard-1.7 front-end characterization
- ADC 0.2 characterisation
- New submission (March 17)
- Summary

Reminder of Gotthard-II: Schematic



PAUL SCHERRER INSTITUT

Gotthard-1.4&1.5 analogue FE

- Key features:
- · Copied from Jungfrau, preamp scaled for strips

Main problems:

- · To slow
- · To small DC gain \rightarrow high capactitive crosstalk





Gotthard 1.7 analogue FE

- Development of high DC gain, fully differential front-end G-1.7
 - High DC gain pre-amplifier (700-950)
 - Continuous CDS sampling at > 18 MHz
 - Fully differential output to match ADC





Dynamic range and crosstalk after g.s.

• Dynamic range: Infrared laser injection into center of a strip



- G-1.5: <u>12570 x 12.4 keV photons</u>, G-1.7: <u>11260 x 12.4 keV photons</u>

- "Charge loss" for neighbouring strip after gain switching
 - G-1.5: ~ <u>4 x 12.4 keV</u> photons, G-1.7: ~ <u>0.5 x 12.4 keV</u> photons

Negligible "charge loss" after gain switching!







- 3 ADC test structure were submitted in 3 MPWs
- first one had too low sampling speed (reported last XDAC)
- second one
 - Missing codes
- third one submitted in March, will report next xdac



- 12-bit SAR (successive approximation) ADC
 - Split-capacitor DAC array \rightarrow reduced total capacitance \rightarrow charging time
 - Two sets of DAC arrays used
 - 3 variations of unit capacitance: C = 20, 40, 60 fF





- Ramping curve: Linear voltage input covering entire range
 - Segmentation size: 64 ADU \rightarrow transition from MSB-DAC to LSB-DAC
 - 20 fF: <u>28</u> (28/64 = 43.75% missing codes)
 - 40 fF: <u>16</u> (16/64 = 25% missing codes)
 - 60 fF: <u>12</u> (12/64 = 18.75% missing codes)





10 times smaller with optimized layout in ADC-0.3



- Internal/intrinsic noise of ADC-0.2: Switch + comparator + ...
 - No external input, S&H used to generate differential signals, $V_{cm} = 0.7 V$
 - Noise extracted in terms of LSB, 1 LSB = $2*(V_{ref H}-V_{ref L})/(2^{12}-1)$



- Intrinsic noise: ~ 0.3 0.4 mV
- Good noise (< 0.5 LSB) for $V_{ref H} V_{ref L} \ge 1.2 V$

Page 13



Gotthard 1.7 and ADC 0.2 summary

		Main issue	Reason	March MPW
	G-1.7	noise	transistor size of pre- amplifier	variations of pre-amplifiers for optimization
	ADC-0.2	noisy codes at two ends of input range	settling time to charge big capacitors	longer delay for charging big capacitors
			V _{cm} coupling	separated V _{cm} in sampling and comparison cycles
		missing codes	parasitic of bridge capacitor	adjustable side capacitance (2 bit configuration)
			coupling from LSB-DAC to comparator input	improved DAC layout



Test structures submitted in MPW in March

• submission 10.03.2017:



ADC-0.3: Unit cap. 20, 30, 40 fF, Cx trimming



Complete chain G-1.9: Analog + ADC + SRAM





- Gotthard-1.7 analogue FE characterized
 - Noise: 300 e⁻ for G0 \rightarrow ok, but try to optimize noise in 1.8 FE
 - Capacitive cross talk after gain switching 0.5 12.4 keV ph
- ADC0.2 characterized
 - Effective <10 bits, missing codes
 - Problems understood ADC0.3 submitted
- Full chain submitted
- Next steps
 - Test structures from MPW: Gotthard1.8 FE, ADC0.3, full chain
 - Work on design for full chip (engineering run)
 - ightarrow engineering run end of 17 / beginning 18