

AXI4-based FPGA Framework for MicroTCA Boards

Christian Amstutz, Mehdi Mohammednezhad,
Maurizio Donna, Anders Johansson

Example LLRF System at the ESS Linear Accelerator




Concurrent Technologies
AM 90x AMC CPU




Struck DWC8VM1



Struck SIS8300-KU
(Xilinx Kintex UltraScale)




PEG Piezo Controller




PEG RTM Carrier
(Xilinx Artix-7)




Schroff 12 slot MTCA crate




What does an FPGA Framework offer?



What does an FPGA Framework offer?



What does an FPGA Framework offer?



Concepts of the AXI4-based Framework

Flexibility

Different Boards / Different Applications

Long-term support

Reduction of dependencies of third-party code

Re-use of existing IP

Development of all code is expensive

Follow Standards

AXI4: Open standard from ARM for on-chip interconnects


Integration into workflow at ESS

Replicate software workflow at ESS to firmware development




AXI4 Bus

- Part of the open-standard AMBA bus family from ARM
- On-chip interconnect: High bandwidth / low latency
- Highly configurable:
 - Read-only / read-write
 - Width of data lane
- 3 types:
 - AXI4
 - AXI4-Lite
 - AXI4-Stream
- Official bus in Vivado IP Integrator




Structure of the Framework




Configuration Controller – Concepts

→ Board Configuration is rather static for one application




Configuration Controller – Concepts

→ Board Configuration is rather static for one application



- Usage of Xilinx IP blocks for SPI, I2C, GPIO
- Adaptations to the serial protocols (SPI, I2C) made in software
- Separate board configuration from driver

Configuration Controller – Overview



→ FPGA resources occupied by framework: ca. 20%

| Resource | Utilization | Available | Utilization % |
|-----------|-------------|-----------|---------------|
| LUT | 51463 | 242400 | 21.2 |
| Flip-Flop | 69973 | 484800 | 14.4 |
| BRAM | 173 | 600 | 28.8 |
| DSP | 86 | 1920 | 4.5 |
| MMCM | 1 | 10 | 10.0 |
| PLL | 3 | 20 | 15.0 |


Framework only

| Resource | Utilization | Available | Utilization % |
|-----------|-------------|-----------|---------------|
| LUT | 90768 | 242400 | 37.4 |
| Flip-Flop | 113805 | 484800 | 23.5 |
| BRAM | 262.5 | 600 | 43.8 |
| DSP | 235 | 1920 | 12.2 |
| MMCM | 1 | 10 | 10.0 |
| PLL | 3 | 20 | 15.0 |

Framework with LLRF application


One repository contains everything

Code




One repository contains everything


Code




Tests



Build Process




One repository contains everything



Goal: Usage of the continuous integration system Jenkins.

Automated Design Process



Conclusions

- LLRF project integrated / Other projects currently ported
- Usage of AXI4 and Xilinx IP blocks reduced development time
- Development the automated design process worth the time

Contact: christian.amstutz@esss.se

Acknowledgement: We would like to thank Struck Innovative Systeme GmbH for their support.



Thank you