


Upgrade planning for the ATLAS Level-1 Calorimeter Trigger

2. Detector Workshop of the Helmholtz Alliance
'Physics at the Terascale'


Marius Groll
University of Mainz
02.04.2009



University of Heidelberg


JOHANNES
GUTENBERG
UNIVERSITÄT
MAINZ

University of Mainz





ATLAS Level-1 Trigger



WP3 proposal:

- “... cope with higher rates and adapt to new insights from the first years of LHC physics.”
- Fast, integrated & configurable electronics

Level-1:


- **Fast custom electronics (ASICs & FPGA)**

- synchronous
- algorithms implemented in firmware
- max. Latency: **2,5 μ s**
 - including transmission delays

- Calorimeter and Muon detectors
 - reduced granularity
- Input rate: **40 MHz**
- Max. L1 accept rate: **<100 kHz**


Trigger objects:

- **High p_T electrons/photons, tau, muons, Jets, EtSum, Etmiss and EtJet**
- **handling high multiplicities and high-ET objects (beyond SM)**
- **Higgs measurements – triggering on W/Z decays**






ATLAS L1Calo today




Major HW challenge: data movement

- Massive parallelism
→ 300 GByte/s input
- Complex connectivity
→ overlapping sliding window algorithm
- High-density backplane



22000 pins





3

- 1 μs for decision / calculation
- CTP decision based on the **multiplicities of (high) p_T objects and energy sums**


3



ATLAS L1Calo today




- L1Calo fully installed since 2007
- small amount of problems: problematic channels & calibration
- L1Calo is able to trigger on cosmics & beam splashes





Luminosity Upgrade



(s)LHC: Phase I / 2014: $2-3 \times 10^{34}$ / 40-60 interactions/BC / 6-8 months shutdown
Phase II / 2018: 10^{35} / ~400 interactions/BC / 12-18 months shutdown

Need similar detector performance as today
important physics issues for trigger:

- be as open as possible for (further) discoveries
- provide high statistics for precision measurements


Impact of increased lumi on the trigger:

- depending on: **bunch crossing frequency, number of p/bunch etc.**
- detector occupancy increases : **4-20 x** (with the same granularity)
- Pile-up: up to ~400 interactions/BC (**50 ns bunchspacing and $10^{35}\text{s}^{-1}\text{cm}^{-2}$**)

- **degradation of trigger algorithms** (isolation, fake signals)
- **increased trigger rates** for fixed thresholds and efficiencies



Trigger Upgrade Considerations




- Level-1 output rate still < 100 kHz
 - Acceptance should still be as high as possible
 - Increase of trigger thresholds is not an option: electroweak triggers are needed
- compensation by **more granular data** and/or **refined algorithms** by using topological / ROI information
- improve electron ID against background and pileup
 - multiplicities with more thresholds & topological information
 - retain good BCID filter efficiency with more pileup

Phase I:

- **short time line** (~5 years)
 - Can't change existing resolution, granularity, infrastructure
 - Must start **planning soon** to be ready in time
 - before LHC physics and backgrounds are understood
 - **Latency** budget fixed
- Need two-pronged approach
 - Find what hardware changes/upgrades to the current system are feasible and realistic
 - Monte Carlo studies to evaluate algorithms proposed




Topological trigger



Possible selection criteria on L1 by using topological / RoI information on CTP level / Global processing:


- **exclusive trigger** combinations beyond multiplicity combination: distinct separation between em and jets at different thresholds
- **Azimuthal “back-to-back” criteria**
e.g. Selection of Higgs production
- **Forward-Backward correlation** in rapidity gap in η
e.g. VBF processes
- definition of **isolated muons** by using calorimeter energy
- tagging of **b-jets** by soft muons
- calculation of **mass/transversal mass** of object pairs or even more objects
- **E_{miss} correction** by using p_T of muons, identification of jets directing to cracks or E_{miss}



Monte Carlo problems (pileup) seems to be solved soon




Example: mass calculation




use **existing MC** data sets to get a feel for effects of new algorithms with ROI-level granularity and resolution e.g. mass calculations

Conclusions:

- Full coordinate granularity not critical
- **More thresholds** useful
- More investigation needed!




Alan Watson



No pile up included



Upgrade Phase I ideas




No radical changes to L1Calo

- EM/ τ cluster, jet identification unchanged perhaps more thresholds?
- Keep existing L1Calo trigger items
 - Cluster/Jet multiplicities
 - ΣE_T , missing E_T , jet E_T
- Add topological trigger algorithms
New subsystem using ROIs at level-1
 - depends on the upgrade of CTP
 - max. Topological Ansatz: perform correlation at CTP incl. Muon information

HW changes:


- Backplane has to transport more data
- CMM has to deal with topological information → replacement
- High density data transfer between Merger and new Processor
 - fast optical links Gbps




Sam Silverstein



Phase I: Latency @ Level-1



Tune thresholds & algorithms



Max. L1 latency was defined as **2500 ns (100 BCs)**

- Muon trigger: max. 1493 ns
- Calorimeter trigger: max. 1465 ns
- CTP + TTC: max. 653 ns
- Total L1 latency: 2146 ns (86 BCs)
- ➔ ~350 ns (14 BCs) available up to design latency

	2006		USA15		3150	
CALORIMETER TRIGGER	ns	BCs	ns	BCs	ns	BCs
<i>PreProcessor</i>						
Preprocessor to CP LVDS bit-stream	350.0					
Cabling to CPM (11.4 m * 5 nsec/m)	57.5	16.3				16.0
<i>CPM</i>						
CPM logic	269.0					
Backplane	2.5	10.9				13.0
<i>CMM</i>						
Crate+ system CMM logic	141.0	5.6				8.0
Total PPM-CPM-CMM	820.0	32.8	925.0	37.0	37.0	
<i>PreProcessor</i>						
Preprocessor to JEP LVDS bit-stream	375.0					
Cabling to JEM (10.2 m * 5 nsec/m)	57.5	17.3				17.0
<i>JEM</i>						
JEM logic	257.0					
Backplane	2.5	10.4				7.0
<i>CMM</i>						
Crate+ system CMM logic	141.0	5.6				9.0
Total PPM-JEM-CMM	833.0	33.3			33.0	


Comparison with 2006 numbers and USA15

- Good agreement of USA15 and CERN test rig measurements
- Some added latency relative to 2006 measurements (not final firmware)
- only a little over original 2 µs budget

➔ **several hundred ns available for phase 1**



Topological trigger @ LVL1 - RoI



What additional data could we use?

Today: **50 bits/JEM** = 3 x 8 bits (ET, Ex, Ex)
+ 3 x 8 bits (Multiplicities / threshold)

Phase I: 8 Rols per JEM, 2 location bits per Rol,
8 threshold bits per Rol

→ 8 x (2 + 8) bits = **80 bits for the Rols per JEM**

• Maybe ET, Ex and Ey with better precision + 36 bits

Total data per JEM:

→ 116 bits have to be sent per JEM each 25 ns

With 50 links on the backplane to the CMMs

→ data rate needed: 4 x 40 Mbps = 160 Mbps




Figure 3: Conceptual layout of a merging layer of the PB (1 of 4). View from front of crate.

50 bit @ 40 MHz → 25 bit of jet data


100 bit @ 80 MHz → 75 bit of jet data

200 bit @ 160 MHz → 175 bit of jet data

400 bit @ 320 MHz → 375 bit of jet data

→ **new CMM is needed:** gather and transmit all crate-level data over high-speed optical links to a new global merger system

The global merger: current algorithms + topological triggers




Backplane rate test

Backplane rate test on the longest JEM data line to CMM

- rate limit on the backplane is about **160-320 Mb/s**
- Detailed signal transmission test has to be done


- full crate setup with CPM and JEM
- correct signal termination for high rates
- **bit error rate test**



Mainz

→ Build backplane tester based on recent FPGA family providing both termination and time calibration for each line


- test pattern sent by JEM/CPM
- FPGA compares received with expected signal
- bit errors are calculated and send by VME






JEM/CPM can be placed in one crate → in between one empty slot needed




Backplane tester board



- **LHC / TTC** clock is not clean enough
- **jitter cleaner needed**
- Tested already on stand-alone board




Mainz






Backplane Tester



- **PCB produced and FPGA placed**
- This week:
 - Building of support frame
 - Assembly of essential IC's (e.g. power supplies)
 - Check of electrical interconnections
- **Firmware:**
 - Functionality (data reception, input delay, BERT,...) implemented & tested in simulation + VME access on JEM
 - JEM FW adaptation to send test pattern
- **Software:**
 - Timing calibration (input delay)
 - Calculation of BERT
- **Integration of FW & SW in April / ramping up of functionality**
- **High speed optical links** using snap12 modules data rates up to 3 Gb/s testing with cleaned TTC clock and with crystal oscillator



Transmission Technology



Trigger Phase I:

JEP/CP with 160 MHz → 64/124 Gb/s

Improved timing distribution system – better link stability – separated from other signals to be distributed (trig type, resets...)

Optical transmission for higher density

Phase II: on-detector digitisation allows to go to optical transmission:

- optical fibres
 - larger bandwidth
 - immune to crosstalk & ground loops
 - Multiplex of many channels / less cables
 - converters needed
- check influence on latency & costs




Mech. Engineering required !
This is **THE LIMIT** for cable-installation density on **Input / Output** (at least electrically) !

Study possible link technologies:

- TileCal raw DAQ data rate from the drawer would be about 46 Gb/s plus slow Control
- using state-of-the-art optical transceivers (SNAP 12: 120 GBps)




Possible Future HW projects




Rebuild of JEMs if input signal changes:

- Current backplane not needed
- Em., had. and jet data could be processed on one module → easy to separate features
- **merge both processor module to one JCM**
→ perform CP & JEM tasks in one Module or use the same Module with different Firmware
→ active R&D
- Could be interesting if PPMs would change
→ optical links from PPMs to JEMs




Renewed Daughtercard on the PPr:

- Prepare a PLUG-COMPATIBLE new MCM (nMCM)
- Transparent replacement within existing concept of the PPr mother- and daughtercards
→ mixed operation
- Compact, packaged, fast, low noise, low power digitisation → profit of new technologies
- From the PPrASIC towards an FPGA – First studies performed with VIRTEX-4 (XC4VLX15)






Optical links



Producing link prototype to explore several ideas:

- Low-cost hardware?
10 Gbit chips vs. high speed FPGA I/O
- Can we run synchronously?
Perhaps use LHC bunch structure to schedule special character sequences during empty BCs
- Run from TTC clock?
How much jitter cleaning needed?




**L1Calo -
Stockholm**


- Based on inexpensive components
 - TI 10 Gbit transceivers
 - Spartan-3 FPGA
- Single PCB design; can be configured as Tx or Rx
- Currently in layout



Environment Assumptions for 10^{35} Phase II



- **New L1Calo system** with maybe different latency
- **Limit of L1A rate?**
 - events have greater detector occupancy so will be bigger and harder to analyze at LVL2, EF and offline
 - i.e. **faster transmission** & recording will be needed for the same L1A rate
- including **finer eta-phi segmentation** in the electromagnetic calorimeters for better electron selection, and multiple depth samples for shower profiling
 - ➔ Key decision needed: *Commitment of calorimeter to go digital (radiation hardness needed)*




Monte Carlo Studies:

- *Granularity studies: depth & lateral profiles, strips...*
- *Detailed jet quality and electron quality as in L2*
- *Benefits of triggers from very forward calo*
- *Benefit of using Tilecal layer 3 in L1muon trigger*
- *Details of Tracking with electron/calorimeter and muon*
- *Tools to handle pileup*




Phase II



• **SCTP capable of processing Features:** correlation between the calorimeter, muon, and possibly a tracking trigger (rejects π^0) is being discussed

• **Latency and L1 Track Trigger:** *what implications for architecture?*



L1 track trigger could be seeded by “L0A” (Calo, Muon) features at $\sim 1.5 - 2 \mu\text{s}$

• **digitisation** combined in new **Calorimeter FEE**

→ substantial part of PPr functionality likely to move away

→ involvement of HD in Tile-Electronics upgrade under consideration


→ **WP2:** On-Detector Electronics

→ digital / **optical fibre** connection

→ Optimal Granularity / **TT size**


→ Evaluate the implementation of algorithms at **BC latency**

One possible scheme






Phase II: R&D topics




- Need to establish **Algorithms and Architecture**
 - **Strong need for Monte Carlo studies**
- Need details of Environment
 - Need for **dialogue with Calorimeters, CTP, DAQ and HLT, TTC groups**
- Initial Technology R&D:
 - **High-speed backplanes** (e.g. connectors to run to $n \times 10^8$ Hz) & links
 - PCB technologies – learning
 - e.g. Advanced Telecom Computer Architecture standard, **μ ATCA**
 - Design / manufacturing rules for very fast boards
 - new crate communication systems to replace the VME protocol
 - **μ ATCA** provide higher data transmission
 - **Low-jitter clocking**; built-in high-speed instrumentation
 - Investigate capabilities of new **FPGAs**
 - more logical units, more inputs...
 - Communication to new buses with broad bandwidth
- Overall cost, effort, complexity ~present L1Calo





Summary



- **WP3 defines a challenging effort for the trigger upgrade**
- **Make existing L1Calo system work** – to learn as much as possible for the optimisation of algorithms and the system
- **Phase I:** Upgrade to the Processor system to allow topological trigger
- **Phase II:** New system is needed to deal with the new environment
- Timescale of developments: **tight**
- Need some **TDAQ organisation** to bring LVL1, HLT, CTP & Timing upgrades together
- **Monte Carlo studies** are needed and essential to provide justification inside ATLAS and for funding
- **HGF contribution:**
 - Andrei Khomich / HGF Fellow in HD
 - Kim Temming / HGF PhD in Mz
 - WP3 contribution: infrastructure improvement: signal analyser in Mz