



FP7 - EuCARD

LLRF at FLASH

S.Simrock, M.Grecki for the LLRF team





Introduction


FLASH (Free-Electron LASer in Hamburg) is designed to produce SASE FEL radiation with a wavelength down to 6 nm with high brilliance

- 700MeV (12.5nm), after upgrade 1GeV (6nm)
- User experiments started in June 2005
- Test facility for technology development

FLASH




LLRF system in FLASH



FLASH LLRF station

- Several tens of analogue inputs 1.3 GHz, 0dBm
 - Down-conversion required
 - System latency $< 1\mu\text{s}$
 - Synchronized with MO
- RF drive output
- Low latency communication to other modules (500 μs)
 - Piezo driver
 - ...
- Communication to other systems
 - Waveguide tuners
 - ...
- System must be reliable, easy operable, robust...

FLASH LLRF station (current state)




Downconverter board ($IF=250\text{kHz}$)

FLASH LLRF station (current state)




DSP C67 board

FLASH LLRF station (current state)



Controller board (SIMCON DSP)

FLASH LLRF station (current state)



System racks (VME)

Why we need LLRF upgrade at FLASH (1)

The present LLRF control system at FLASH will satisfy user needs for the next 1-2 years but does not fulfill the long term (3-10 years) requirements in the following areas:

1. Field regulation

- The long term phase drifts especially in the injector section are too large (few ps/day). The proposed calibration scheme of the downconverters using the laser master oscillator will improve this stability by about one order of magnitude.
- The short term stability will also need some improvement (especially for the 3rd harmonics cavities) which can be achieved with a high IF/clock scheme which is planned to be implemented in the ATCA system. The present DSP systems clock rate is limited to 1 MHz.
- The vector sum calibration requires improvement which can be achieved with the combination of high IF/clock and power signal processing not available in the present DSP system.

Why we need LLRF upgrade at FLASH (2)

2. Availability

- The ATCA concept is optimized for high availability.
- Significant diagnostics are required to support exception handling which will improve up-time. These algorithm cannot be implemented in the current DSP system
- Cables defects are one of the main problems. With the new ATCA concept with cabling from the rear side, a significant improvement is expected.

3. Maintenance

- The very limited resources require similar standards to be used for FLASH and XFEL. An ATCA based system will reduce resources required for maintenance.

4. Operability

- FLASH will require at higher degree of automation in the coming 2-3 years (~2010) to simplify changes in operating parameters (availability, performance, manpower) and guarantee high performance faster changing operational parameters. The ATCA based LLRF system can provide the necessary functionality which will be available at the XFEL after a few years of operation (~2015).

Project history (shortly)

- Very ambitious first version, but...
- Budget reduction necessary
- Trials to cut down the required resources without significant scope reduction
- Limited scope of the project but not in scale with budget reduction
 - wide usage of students work supervised by experts

Goal of FP7 LLRF for FLASH

The goal of the project is to advance RF Control Technology in the areas of hardware and software and to test developed solutions in FLASH accelerator:




- develop LLRF implementation as HA ATCA System with required fast and ultra fast analogue and digital IO
- develop new frequency conversion and multi-channel ASIC version of downconverter
- develop radiation monitoring (based on customized ASIC and standard components)
- develop other necessary control systems (piezo, waveguide) and integrate them with ATCA based LLRF system
- improve technical performance
- optimize reliability availability
- reduce cost

Advanced TCA®


Task 1 Development of ATCA carrier boards with FPGA, DSP

- Carries customized AMC modules
- Provides processing power and communication between system components
- Carries RF analogue signals
- Distributes timing and frequency reference signals

Task 1 Development of ATCA carrier boards with FPGA, DSP




Task 1 Development of ATCA carrier boards with FPGA, DSP




Task 2 Development of AMC modules with fast analog and digital IO

- Provides the basic input/output functionality for field regulation (at least 14b, 100MHz)





Task 3 Development of AMC modules with ultra fast analog IO

- Provides the very fast analogue input (at least 2GHz, 10b) for special purposes (direct sampling, transient detection, HOM measurements, etc.)





Task 4 Development of AMC module with radiation sensors (gamma and neutron detector with customized ASICs)

Provides real time radiation monitoring for diagnostics and momentum management




Task 4 Development of AMC module with radiation sensors (gamma and neutron detector with customized ASICs)

Development of specialized SRAM based neutron detector is needed



Task 5 Development of reference, clock and timing distribution for ATCA based LLRF




- One of the problem in FLASH is a long term phase drifts, especially in the injector section
- Reference signals for downconverters are needed to reduce drifts. They must be distributed over the LLRF system.
- Also timing signals (clocks and event triggers) must be generated from reference



Task 6 Development of AMC/RTM module for downconverters and upconverters


The main goal of this task is to test various solutions of down- and upconversion (including building specialized ASICs) to and to develop RTM (or AMC) modules with down- and upconverters.

It is expected that higher IF than it is used nowadays will improve stability and signal/noise ratio.



Task 7 ATCA based implementation of cavity tuners & waveguide control

Other control system also have to be integrated with ATCA based LLRF system



Task 8 Development of beam based longitudinal feedbacks for the ATCA based LLRF system


The goal of this task is to explore the possibility to build up beam based feedbacks and test a prototype at FLASH. The diagnostic devices (measuring longitudinal beam parameters like beam energy, bunch arrival etc.) will be connected by developed interfaces to ATCA based LLRF system and fast low level algorithms to extract relevant correction parameters will be implemented. The corrections will be then fed back to the LLRF system within a bunch train.

Institutions

Coordination: S.Simrock, DESY



DESY Deutsches Elektronen-Synchrotron, Hamburg, Germany



DMCS Department of Microelectronics and Computer Science, Technical University of Lodz, Poland



ISE Institute of Electronic Systems, Warsaw University of Technology, Poland



INP Niewodniczanski Institute of Nuclear Physics, Krakow, Poland



INP Institute for Nuclear Studies, Swierk, Poland

Project budget (1)

		person-months	hardware [kE]	travel [kE]
1	Development of ATCA carrier boards with FPGA, DSP	16	44	11
2	Development of AMC modules with fast analog IO and digital IO	9	35	8
3	Development of ultra fast analog IO (2 Gs, 10 bit)	10	20	5
4	Development of AMC module with radiation sensors (gamma and neutron detector with customized ASICs)	13	78.5	5
5	Development of reference, clock and timing distribution for ATCA	20	80	8
6	Development of AMC/RTM module for downconverters and upconverters	17	50	8
7	ATCA implementation of piezo & waveguide	13	40	11
8	Development of beam based longitudinal feedbacks for the ATCA based LLRF system.	22	40	10
	Total	120	387.5	66

Project budget (2)


		DESY	DMCS	ISE	INP	INP PAN
1	Development of ATCA carrier boards with FPGA,	82.6	45	0	0	0
2	Development of AMC modules with fast analog IO and digital IO	34.4	33.125	8	0	0
3	Development of ultra fast analog IO (2 Gs, 10 bit)	24.4	36	0	0	0
4	Development of AMC module with radiation sensors (gamma and neutron detector with customized ASICs)	39.1	91.75	0	0	0
5	Development of reference, clock and timing distribution for ATCA	82.6	0	89.5	0	0
6	Development of AMC/RTM module for downconverters and upconverters	66.4	0	63.75	0	0
7	ATCA implementation of piezo & waveguide control	22	28.375	0	38	0
8	Development of beam based longitudinal feedbacks for the ATCA based LLRF system.	43	0	0	0	86.875
	Total	394.5	234.25	161.25	38	86.875

Project budget (3)




1st year personel							hardware						travel					
DESY	DMCS	ISE	INP (krakow INP PAN(Swi total				DESY	DMCS	ISE	INP	INP PAN	total	DESY	DMCS	ISE	INP	0 total	
1	4	6				10	18	10				28	2	5				7
2	2	5				7	10	6	3			19	1	2		2		5
3	2	4				6	7	6				13	1	2				3
4	3	7				10	5,5	25				30,5	1	2				3
5	5		6			11	15		40			55	2			3		5
6	3		6			9	10		20			30	2			3		5
7		3		5		8	10	6		6		22	1	2			3	6
8	3				10	13					20	20	1				5	6
	22	25	12	5	10		75,5	53	63	6	20		11	13	8	3	5	

2nd year personel							hardware						travel					
DESY	DMCS	ISE	INP (krakow INP PAN(Swi total				DESY	DMCS	ISE	INP	INP PAN	total	DESY	DMCS	ISE	INP	INP PAN	total
1	4	2				6	12	4				16	1	3				4
2		2				2	10	4	2			16	1	1		1		3
3		4				4	3	4				7	1	1				2
4		3				3	13	35				48	1	1				2
5	3		6			9	5		20			25	1			2		3
6	4		4			8	10		10			20	1			2		3
7		2		3		5	10	4		4		18	1	2			2	5
8	2				7	9	10				10	20	1				3	4
	13	13	10	3	0		73	51	32	4	0		8	8	5	2	0	



Gantt chart of the project (1)






Gantt chart of the project (2)



Gantt chart of the project (3)



Gantt chart of the project (4)



Gantt chart of the project (5)

