PXD Modules

- January 2018 -





1. Flip Chip of ASICs (~240°C) at IZM, Berlin

- ▷ Bumped ASICs have the solder balls (SAC305 and AgSn)
 - → DHP bumping at TSMC, DCD bumping via Europractice
 - SWB bumping on chip level at IZM Berlin

2. SMD placement (~200°C) at HLL, Munich

- ▷ Passive components (termination resistors, decoupling caps)
- ▷ Dispense solder paste/jetting of solder balls, pick, place and reflow
- ▷ **First module tests** on probe station possible at this stage already

3. Kapton attachment (~170°C), wire bonding at MPP, Munich

- ▷ 4-layer flex/rigid technology with SMDs, ~40 cm long, Kaupke/MOS
- ▷ Solder paste printing on kapton, soldering
- \triangleright Wire-bond, wedge-wedge, 32 μ m Al bond wires
- ▷ Full module characterization

4. ladder gluing (RT) at MPP, Munich

- ▷ Dispense adhesive, align two modules, join two modules to ladder
- ▷ ladder tests (verification of the functionality)













- \triangleright pre-tested components assembled gel-paks for transport to IZM
 - → after initial problems with UPS, all production modules by personal transport
- ▷ Many initial problems, solved "on the fly" mostly

Flip chip I

- → biggest source of trouble: Switcher bumping, quality of bumps
- ▷ for the future: **change to bumping on wafer level**







BELLE II - Sensor Assembly

22. November 2017, München



Ausrichtung des Moduls

- Eingangsinspektion (mittels Lichtmikroskop)
- Manuelle Reinigung (falls Partikel vorhanden)
- HCOOH-Reinigung im Ofen
- Platzierung auf dem Sensor (Switcher, DHP, DCD)
- Transfer in den Ofen
- Löten unter reduktiver Atmosphäre
- Ausgangsinspektion (mittel Röntgenmikroskop)

Folie 2

Abt.: Wafer Level System Integration Gruppe: Interconnect Metallurgy and Processes (IMP) Mario Rothermund

Prozessablauf





Flip Chip II – Report from IZM



ZZ. NOVEINDEL ZUTT, MUNCHEN



Fehlender <u>Bump</u> auf <u>eienem</u> <u>Switcher</u>

Paddefekt und Kratzer auf einem Switcher

Eingangsinspektion

Modul W31-IB



Eingangsinspektion



Höhendifferenz zwischen Balls: bis zu $25 \mu m$



evtl. Lackrest unter dem Pad



Flip Chip II – Report from IZM



22. November 2017, Munchen

Montageadapter



- Träger aus Silizium
- Geätzte Strukturen
- Vakuumgräben
- Belüftungsgräben (für gedünnten Bereich)
- Alignmentmarken (Sensorpositionierung)







Flip Chip II – Report from IZM



22. November 2017, München



Ausgangsinspektion

Bump wahrscheinlich nicht verbunden



Ausgangsinspektion



22. November 2017, München

Versatz





- \triangleright personal transport of modules to HLL
- ▷ incoming inspection (optical and x-ray)

SMD at HLL

- ▷ SMD process installed and qualified (dispense, pick-and-place, reflow)
- \triangleright outgoing inspection (optical)







- \triangleright inhomogeneous rad damage due to x-rays
 - \mapsto shields/masks used, but the alignment of the mask was not ideal
- \triangleright deltaVth in damaged area ~150mV, ~few tens of krad (tbc)







- > Start with smaller batches of L1 modules, then larger batches of L2, **50% contingency**
 - → P3-1: Layer 1 4+4 modules (lower quality sensors first)
 - → P3-2: Layer 1 4+4 modules
 - \rightarrow P3-3: Layer 1 4+4 modules
 - \rightarrow P3-4: Layer 2 6+6 modules
 - → P3-5: Layer 2 12+12 modules
 - → P3-6: Layer 1 replacement of damaged modules, two IB and three IF, starts this week
 → P3-7: Layer 2 ???



Module overview



IB	Batch	Quality	comment	IF	Batch	Quality	comment	ОВ	Batch	Quality	comment	OF	Batch	Quality	comment
W32	P3-3	G100	L1 021	W32	P3-3	G100	L1 017					W32-1	P3-5	G99.5	
								W32-2	P3-5	G100		W32-2	P3-5	G100	
								W33-1	P3-5	G99.5		W33-1	P3-5	G100	
												W33-2	P3-5	G100	
W41	P3-3	G100	L1 018	W41	P3-3	699.5	L1 018					W41-1	P3-5	G99.5	
W42	P3-3	G100		W42	P3-3	699.3	L1 020	W42-1	P3-5	G99.5		W42-1		M100	
								W42-2	P3-5	G100		W42-2		M100	
W43	P3-2	G100	L1 019	W43	P3-2	G100	DCD corner chip	W43-2		M99.9		W43-1	P3-5	G100	
W44	P3-2	G100	L1 017	W44	P3-1	G100	L1 016	W44-1	P3-5	G99		W44-1	P3-5	G100	
								W44-2	P3-5	G100		W44-2	P3-5	G100	
W45	P3-2	G100	L1 020	W45	P3-1	G100	L1 014					W45-1	P3-5	G99.5	
								W45-2	P3-5	G100		W45-2	P3-5	G100	
W46	P3-1	699.5	BEAST phase2	W46	P3-1	699.5	L1 021	W46-1	P3-5	G99.5		W46-1	P3-5	G100	
								W46-2	P3-5	G100		W46-2	P3-5	G99.9	
W47	P3-1	G99.5	L1 016	W47	P3-1	G99.5	L1 015					W47-1		G98.1	
W01	P3-1	G94.4	11 014					W01-1		G100???		W01-1		699.6???	
W02	P3-1	M99	L1 015	W02	P3-2	699	> swb kill					W02-1		G99	
W03	P3-2	G100		W03	P3-2	G99	L1 019> swb kill	W03-1	P3-5	G99					
												W03-2		G99.4	
W04	P3-6	M99.5		W04	P3-6	G99		W04-1		M99		W04-1		G99.3	
W05		G98.4		W05	P3-2	G99.3 - DS Shorts	9ADC chan. bad, HLL	W05-1	P3-5	G99		W05-1		G99.5	
												W05-2		G99.3	
W06		M99.5		W06		G98.8 - 6D5 shorts		W06-1	P3-4	G99	GOE-MUC	W06-1		G98.9	
												W06-2		G97.9	
				W08	P3-3	G99.5	very noisy gates, HLL	W08-1	P3-4	G99	DCD2 many broken drains				
								W08-2	P3-4	G99	GOE-MUC	W08-2	P3-4	G99.5	GOE
w09	P3-3	G100	sw curr limit, HLL	w09	P3-6	G99		W09-1	P3-4	G99		W09-1	P3-4	G99	BN
								W09-2	P3-5	M99.5	broken JTAG	W09-2	P3-4	G99.5	
				W10		G99		W10-1		G98.4		W10-1		G98.4	
												W10-2		G98.4	
W11		M98.7 2DS shorts repaired		W11		G99.3 1DS short repaired						W11-1	P3-4	G99	GOE
												W11-2	P3-4	G99	GOE
								W12-1	P3-4	G99.5	instable links, do it later	W12-1	P3-4	G99	BN
								W12-2	P3-4	G99		W12-2		M98.9	
W13	P3-6	G99		W13	P3-6	G99.5						W13-1		G97.9	
								W13-2		G98.4					



How long it took



Task Name															2018																				
	' ın '17			Jul '17			Aug '17				Se	ep '1	17			Okt	'17			Nov '17					Dez '17				Jan '18				Feb '18		
	04.	11. 1	.8. 2	5. 02	2. 09	9. 16	. 23.	30.	06.	13.	20.	27. (03.	10.	17.	24.	01.	08.	15.	22.	29.	05.	12.	19.	26.	03.	. 10.	. 17	. 24.	31.	07.	14.	21.	28. (04. 11
□ L1-BWD, L1-FWD, 24 modules (+50%)		—										-																							
□ Batch P3-1 (4+4)	1	—		+																															
Flip Chip		_	-																																
SMD			i																																
Test			i																																
□ Batch P3-2 (4+4)				-					-																										
Flip Chip						—	h																												
SMD							-																												
Test							-		-																										
□ Batch P3-3 (4+4)							-																												
Flip Chip							-		_	ו																									
SMD											-																								
Test										-		•																							
L1 Modules finished												* 29	9.08	3.																					
E2-BWD, L2-FWD, 36 modules (+50%)									-																				V						
Batch P3-4 (6+6)									-												+														
Flip Chip									C				_		-																				
SMD																		<u> </u>		-															
Test																		╘╺═																	
Batch P3-5 (12+12)																		-											V						
Flip Chip																		E					-	ן											
SMD																								1			-								
Test																									×							>			
L2 Modules finished																													* 22.	12.					





 \triangleright Main module production close to be finished

Summary

- → kapton attachment of final batch ongoing
- → supplemental production batch launched
- > Testing critical, yield (after SMD and after kapton attachment) to be determined
 - → need to speed up!!!!!!
- ▷ Failure modes of the modules still to be understood, the results are too fresh
 - → most often it is the SWB part that fails
 - → two modules show problems with DHPT
 - \mapsto have to collect the data and analyze
- \triangleright plans for replacement
 - \rightarrow very little
 - \mapsto thinner modules: 525µm \rightarrow 450 µm
 - → Switcher bumping on wafer level
 - → thinner Switchers: $400\mu m \rightarrow 100\mu m$
 - → more diagnostics on the module, dedicated probe pads where ever possible



PXD system overview









▷ Phase 2 preparations: module testing, infrastructure, services, DAQ, installation ...

→ huge effort!! see Carlos' talk



▷ Main module and ladder production for Phase3



x (40+20 contingency)



DEPFET PXD all-silicon module





Rad. Hard proved (100 Mrad)