



# Microelectronics and ASIC developments

IHP – Technology Department

Mehmet Kaynak & Roland Sorge

05.03.2019

"Matter and Technologies“, Helmholtz Institute Jena



innovations  
for high  
performance  
microelectronics







## Institute of the Leibniz Association

- 320 employees from 27 countries, including 134 scientists
- Founded in 1983 → R&D 8" pilot line since 2000
- Shareholder is the state of Brandenburg
- Member of the „Research Fab Microelectronics Germany“ (FMD) → cooperation with Fraunhofer VμE & FBH

## Financing 2017

- Basic funding from the German and local government: ~29 Mio. Euro (including basic invest)
- Third party funds: ~19 Mio. Euro (e.g. EU-Projects, MPW-LVP, FMD)



## Research programs

- Material Research
- More than Moore technologies
- Analogue circuit design for mm-wave & THz
- System design for broadband communication



# IHPs Pilot line(s) for R&D & prototyping



## IHP SiGe BiCMOS Pilot Line

### *Cleanroom area*

- 1000m<sup>2</sup> class 1 for 100wspw

### *Technology & operation*

- RF SiGe BiCMOS @ 24/7 mode


### *Technology level*

- 8" @ 0.25 $\mu$ m and 0.13 $\mu$ m

## IHP Wafer Bonding Pilot Line

- Temporary & permanent wafer bonding
- Metal bonding (wafer-level)
- Ultra-thin silicon BiCMOS technologies
- Wafer-level integration of microfluidics





## IHP Technology Department



# IHP SiGe-BiCMOS Technologies for MPW and LVP



## Baseline BiCMOS Technologies

0.25 $\mu$ m CMOS  $\rightarrow$   $V_{dd}=2.5V$

Dual-gate 0.13 $\mu$ m CMOS  
 $\rightarrow$   $V_{dd}=1.2V$  and  $3.3V$

**SG25H4**

$f_t/f_{max}=180/220GHz$

**SG25H3**

$f_t/f_{max}=110/180GHz$   
 $V_{breakdown}$  up to 7V

**SGB25V**

$f_t/f_{max}=95/75GHz$   
 $V_{breakdown}$  up to 7V

**SG13S**

$f_t/f_{max}=250/300GHz$   
 $V_{breakdown}$  up to 3.9V

**SG13G2**

$f_t/f_{max}=300/500GHz$

**Qualified**

(wrt JEDEC standards)

**RF-LDMOS**

Compl. and iNLDMOS  
 $BV > 15V$  and  $f_t/f_{max} > 10/30 GHz$

**pnp-HBT** option

$f_t/f_{max}=120/190GHz$   
 $V_{breakdown}$  up to -2.5V

LBE, TSV, MEMS

Add-on  
Modules

Photonic SiGe-BiCMOS

$f_t/f_{max}=180/200GHz$   
Ge-PD, MZM, WG, GC,...

RadHard SiGe-BiCMOS

RF-LDMOS, JIC-MOS  
HP- & HV-HBT


**SG25H5-EPIC**

$f_t/f_{max}=240/300GHz$   
Ge-PD, MZM, WG, GC,...

In Development

- W2W bonding & backside RDL
- RRAM in SiGe-BiCMOS
- SG13Gx (based on TARANTO)

# Service Approach → Multi Project Wafer & Prototyping & LVP



200 mm Silicon Wafer

Internal and external customer layouts and structures for technology research (3-5 technologies in one mask set)

# IHP as a Bridge between Universities and Industry




## Academic cooperation

- Virtual laboratories between universities and IHP for exchanging scientist & know-how
- Enable access to R&D infrastructure
- Currently 9 running JointLabs (national & international)



POZNAŃ UNIVERSITY OF TECHNOLOGY





---

# Summary of R&D Activities under Technology Department


# SiGe-HBT & BiCMOS Performance Evolution



pre-„Dot5“  
2004...2009

within „Dot5“  
2009..2012

post „Dot5“  
2012...today



## DOT5 -> 500GHz Fmax


- **SG13G2 in production today**
- **Pushing the limit designs:**
  - ✓ 240 GHz RF chip-set + package (EuMW ,16)
  - ✓ 240 GHz radar transceiver + package + circular polarization (EuMC '15)
  - ✓ 550 GHz full Si CT scanner (IRMMW-THz '16)

## DOT7 -> 700 GHz Fmax

- Discrete HBT with  $f_T > 505$  GHz and  $f_{max} \approx 720$  GHz (IEDM 2016)


## TARANTO -> 600 GHz Fmax BiCMOS

- SG13Gx



67 GHz Bandwidth  
Germanium Photo Diode


190GHz Ft SiGe NPN



56Gbps Data rate receiver for 400Gbit Ethernet  
*M.Kroh et al. ECOC 2016*

## Monolithic Photonic-Electronic

- Same Silicon wafer
  - Localized SOI areas for photonics
  - Bulk like areas for BiCMOS
- Full feature set BiCMOS
- Common BEOL and modular process flow
- Silicon Proven PDKs



Optical frontend


SiGe BiCMOS circuit

54Gb/s silicon photonics receiver, M.H.Eissa et al.  
*ESSCIRC 2016*

# SG13 SiGe BiCMOS + RF-MEMS

- BEOL embedded RF-MEMS technology for mm-wave switches / varactors
- Low insertion loss ( $\sim 0.7$  dB) and high isolation from 30 GHz to above 150 GHz
- RF-MEMS packaging based on wafer-level encapsulation

## RF-MEMS Switch Technology



## Application Examples

### 140 GHz Active Imaging




- Tx/Rx Switches
- Phase Shifters
- Tunable Filters
- .....

### 90 GHz Passive Imaging



### 30 GHz SatCom



Encapsulation during wafer process



# Ultra-Thin Silicon BiCMOS Technology





Fabrication  
(~725 um)


Standard delivery  
(200 – 300 um)

Special delivery  
(down to 100 um)

Research  
(down to 20 um)



**30 um thickness of  
BiCMOS wafer**



Flexible mm-wave  
wireless sensors

Bio Sensors

Thin  
packaging

Bendable  
electronics




- Wafer thinning + stress release process
- Add. stress compensation layers
- Miniaturization (form factor)
- Shorter interconnections
- Heat dissipation (heatsink)

# BiCMOS Embedded TSVs



Remove GND bond wires for chip-2-package interface



- Simplify packaging/assembly process
- Minimize parasitic inductance and resistance



# Layer Transfer Technology




- Layer transfer technology based on  $\text{SiO}_2$ - $\text{SiO}_2$  fusion bonding + backgrinding
- Development of basic process module for different applications (e.g. bolometer)



# Al-Al Bonding Results - I



- Interconnections between wafers with very low ohmic contacts (specific contact resistance  $\sim 1.3 \times 10^{-7} \text{ Ohm} \cdot \text{cm}^2$ )
- Initial process evaluation with yield  $\sim 85\%$





# Wafer-Level Packaging Platform

- Fan-out wafer level packaging platform based on Al-Al bonding
  - Fan-out wafer-level packaging & Heterogeneous integration
- General proof of concept already done during Al-Al wafer bonding evaluation



---

# Cooperation Example



# The TT-PET project



A 3-year project started in march 2016 financed by the Swiss National Fund to produce a PET Scanner for small animals **based on silicon detector technology**, insertable in an MRI machine and with **30ps RMS time resolution**.

## Participating institutes:


- University of Geneva  Sensor ASIC design. Scanner assembly. Image reconstruction.
- University of Bern  Read Out design and production. Flex design and production.
- Hôpitaux Universitaires Genève  Image reconstruction. Scanner test.

## In collaboration with:

- **IHP microelectronics**, INFN of Roma Tor Vergata, CERN - Ideasquare
- **Milestone 1:** A **monolithic** pixel detector with **100 ps** time resolution for MIPs and **large pixel size** to be used for TOF-PET applications.
- **Milestone 2:** A **monolithic** pixel detector with **sub-100 ps** time resolution for MIPs and **fine pixel size** to be used for high-energy and applied physics research.

## Read out geometry

The condition of “parallel plate” read out is fundamental to guarantee the uniformity of the weighting and the electric field.



$$I_{ind} = \sum_i q_i \vec{v}_{drift,i} \cdot \vec{E}_{w,i} \cong \boxed{v_{drift}} \boxed{\frac{1}{D}} \sum_i q_i$$

Scalar, saturated

Scalar, uniform

**Drawback!**

Increase of the pixel capacitance



Larger equivalent noise from the amplifier.



# The fast, low noise amplifier



$$ENC^2 \propto \left( 2q_e I_C + \frac{4kT}{R_P} + i_{na}^2 \right) \cdot \tau + \boxed{(4kTR_S + e_{na}^2) \cdot \frac{C_{in}^2}{\tau}} + 4A_f C_{in}^2$$

**Fast integrator**

Dominating term: series noise ( $\tau < 10 \text{ ns}$ )



Minimization of series noise



Low input impedance of the transistor




**BJT technology**

Maximize the current gain (at high frequencies!) while keeping a low base resistance

# SiGe technology for low noise, fast amplifiers



A possible approach: **changing the charge transport mechanisms** in the base from diffusion to drift.



Introducing a drift in the base.

**SiGe heterojunction bipolar transistor technology.**

Our technology choice:

**SG13S from IHP microelectronics**

$$\beta = 900$$


$$f_t = 250 \text{ GHz}$$

# Target ASIC specifications




ASIC length	24 mm
ASIC width	7, 9, 11 mm
Pixel Size	$500 \times 500 \mu\text{m}^2$
Pixel Capacitance (comprised routing)	750 fF
Preamplifier power consumption	$< 0.8 \text{ mW} / \text{mm}^2$
Preamplifier E.N.C.	$600 e^- \text{ RMS}$
Preamplifier Rise time (10% - 90%)	800 ps
Time resolution for MIPs	100 ps RMS
TDC time binning	20 ps
TDC power consumption	$< 1 \text{ mW} / \text{ch}$

Simplified architecture for large pixel size.




- **SG13S technology** from IHP Microelectronics.
- N-on-P pixels.
- Substrate to ground.
- Positive high voltage to pixels.
- Signal routed to the front-end on the chip periphery.

# Sensor design



Integrated in standard IHP SG13S technology





## December 2017

Monolithic chip: sensor + front-end.

- High wafer resistivity ( $1 \text{ k}\Omega\text{cm}$ ).
- Breakdown voltage: above 160 V.
- Pixel size:  $900 \times 900 \mu\text{m}^2$  and  $900 \times 450 \mu\text{m}^2$ .
- **No thinning, no backplane metallization.**

Beam Test with MIPs:

- **Time resolution: 200 ps.**
- **Efficiency 99.8%.**
- **Power consumption: 0.8 mW/mm<sup>2</sup>.**

For more information:

L. Paolozzi *et al* 2018 *JINST* **13** P04015


doi: <https://doi.org/10.1088/1748-0221/13/04/P04015>

# Demonstrator layout



- $3 \times 10$  matrix,  $500 \times 500 \mu\text{m}^2$  pixels.
- Preamplifier, discriminator, 50 ps binning TDC, logic, serializer integrated in chip.
- Thinned to  $100 \mu\text{m}$ . Depletion depth  $80 \mu\text{m}$ .
- Full backside processing.


# Beam test with MIPs at CERN SPS



For more information:  
[arXiv:1811.11114](https://arxiv.org/abs/1811.11114)




# Efficiency





# Target: sub-100ps resolution



Test prototype – IHP SG13G2 technology:

- Insulated HBT designed with IHP microelectronics and characterized in foundry.
- High voltage: breakdown at -200 V.
- Electronics fully functional.
- Data taking in progress.



---

# **JICG CMOS and JIC LDMOS – A Radiation Hardening by Design ASIC Approach for Applications in Extreme Environments**

- Introduction
- Goals
- JICG CMOS
  - TID Reduction
  - SEU Reduction
  - TID and SEUTest
  
- Performance Test
- 250 nm JIC LDMOS
- 130 nm JICG CMOS
- Summary and Conclusions


- Commercial processor circuits today fabricated in 14-nm technologies
- CMOS technologies for radiation-hard applications are always several generations behind most advanced CMOS technologies
- Advanced SOI FinFET technologies being discussed as most promising candidates for radiation hardness in terms of SEU and TID
  - Very small amount of collected charge after a particle impact improves SEU hardness, small backside TID effects, high speed, low power, but in aero space applications and high energy physics experiments (HEP) only small volume of devices is required  
→ not affordable for civil applications
- In HEP experiments 250nm bulk CMOS technologies replaced by 130 nm CMOS, 65 nm technologies are currently under evaluation ( TID issues !? )
- 130 nm bulk CMOS stays further in the game, mature, robust, low cost

- Improve the radiation tolerance of CMOS transistors in IHP's 250nm and 130nm SiGeC BiCMOS technologies to meet requirements in HEP experiments as a worst case scenario
- Find a radiation hardening by design (RHBD) approach taking into account both total ionizing dose (TID) effects and single event upsets (SEU)
- Evaluation of JICG CMOS and JIC LDMOS test circuits in IHP's 250 nm SiGeC BiCMOS technology
  - Verification of TID and SEU radiation hardness
  - Evaluation of device performance
- Transfer of results into 130nm technology
  - Evaluation of extra effort for forming of S/D extension and halo implants and slicide blocked areas


- Suppress TID induced source drain leakage by junction isolated (JI) of source drain regions, form silicide blocked well regions
- Avoid SEU induced malfunctions of digital cells suppressed by a redundancy on transistor level, each MOS transistor is replaced by a stack of two locally separated single transistors which share a common gate (CG)



- **Efficient draw off of majority excess charge carriers to the body contact**
  - Well sheet resistance near and in source region determines turn on behavior of parasitic bipolar transistor




Source/drain-body isolation from body via STI, **well sheet resistance high**




Source/drain-body isolation from body via silicide blocked region in ACTIVE, **well sheet resistance low**

- **TID: Complete junction isolation of source/drain regions**




TID related source drain leakage due to positive fixed charges generated in the STI region of the MOS inversion channel




Additional lateral junction prevents TID related source drain leakage due to positive fixed charges generated in the STI region of the MOS inversion channel

- **TID: JI MOS transistor vs enclosed layout transistor (ELT)**




Commonly used ELT to suppress TID related source drain leakage




JI MOS as a symmetrical device enabling a minimum gate width. But also with additional gate body capacitance.

- **TID: JI MOS transistor vs MOS transistor with dog bone gate**




Dog bone gate MOS transistor with a large additional gate body capacitance drastically reduces CMOS switching speed.




JI MOS transistor also with additional gate body capacitance. **Challenge for SALBLOCK litho !**

## ■ SEU: Avoiding SEUs by redundancy on transistor level





- Stack of two locally separated MOS transistors A and B which share a common gate maintain the blocking capability of any NMOS and PMOS branch in a CMOS circuit after an impact of a high energetic particle
- Critical design value in the layout is the geometrical distance of the drain regions of the two MOS transistors  $D_{DR}$
- $D_{DR}$  must be great enough so that the generated electron hole pairs along the impact trajectory in one transistor does not affect the blocking capability of the second transistor
- Alternating arrangement of NMOS\_A/PMOS\_A/NMOS\_B/PMOS\_B in vertical direction gives a sufficiently great distance  $D_{DR}$  between the stacked transistor pairs.






- **SEU hardening challenges at arrangement of MOS transistor pairs with common gates**
  - Requirements for the layout :  
Minimum area consumption for arrangement of transistors and their wiring  
Ensure sufficient minimum distance  $d_{DR}$






No events detected for  
 $LET > 120 \text{ MeV cm}^2/\text{mg}$



Events detected @  
 $LET < 62 \text{ MeV cm}^2/\text{mg}$

Ensure sufficient minimum distance of source drain regions  $D_{DR}$



- **TID hardening challenges**
  - litho
  - interface quality in non silicided ACTIVE regions

- Challenging overlay and CD requirements for NSD, PSD and SAL masks
- For 0.13 $\mu\text{m}$  and below, special effort for halo and LDD mask sequence
- TID hardening approach via silicide blocker mask verified in IHP's 0.13 $\mu\text{m}$  SG13S technology, feasible up to 65 nm technology node
- But there are new radiation damage issues in 65 nm technologies with trapped charges in spacers which cause depletion of LDD regions ...

## Long inverter chain with 720 single inverters as simple test device for TID, SEU and performance tests

- NMOS transistor gate width 1  $\mu\text{m}$ , PMOS gate width 2.3  $\mu\text{m}$

### ■ TID testing

- devices were irradiated using a Co-60 source for all inverters  $V_{DD} = 2.5\text{V}$  was applied, inverter chain input was set to 0V  $\rightarrow$  the gates of one half of all inverters are biased with 0 V, where the gates of the other half are biased with  $V_{DD}=2.5\text{V}$  (gives maximum of trapped positive charge at STI/silicon interface).

## Long inverter chain with 720 single inverters as simple test device for TID, SEU and performance tests


- NMOS transistor gate width 1  $\mu\text{m}$ , PMOS gate width 2.3  $\mu\text{m}$

### ■ SEU testing


- last stage of inverter chain is connected to the RESET input of a RS latch
- output of the RS latch drives an output buffer to drive a 50 Ohm output impedance
- RS latch catches any propagated SET event during the irradiation with high energetic particles
- Convenient counting of events in separated counter
- Once one event is detected the test setup sets again the RS latch, so the setup is ready for counting the next propagated SET event

## ■ Switching performance test

- Determination of gate RC delay and dynamic power loss







## 3 inverter designs for testing of

- TID induced S/D leakage
- Propagated SEU events
- Switching performance

**Design A:** standard CMOS inverter without improved radiation hardness


**Design B:** standard CMOS inverter with improved SEU radiation hardness by redundancy on transistor level.

**Design C:** improved TID and SEU radiation hardness by junction isolated NMOS and PMOS transistors and redundancy on transistor level.


# JICG CMOS - TID Test



- Standard CMOS Inverter as reference
  - Different bias for each half of inverters



Design A





1.1x10<sup>-7</sup> A total leakage current after 1Mrad TID  
360+24+2 = 386 inverter stages with high at output  
→ **2.8x10<sup>-10</sup> A leakage current per inverter**

# JICG CMOS - TID Test





- Inverter with SEU protection elements only




$2.5 \times 10^{-8}$  A total leakage current after 1Mrad TID  
360+24+2 = 386 inverter stages with high at output  
→  **$6.5 \times 10^{-11}$  A leakage current per inverter**

- Inverter with TID and SEU protection construction elements




$4 \times 10^{-9}$  A total leakage current after 1Mrad TID  
 $360 + 24 + 2 = 386$  inverter stages  
→  **$1 \times 10^{-11}$  A leakage current per inverter**



- Standard inverter design A,
  - 13 events at LET=62.6 MeV cm<sup>2</sup> mg<sup>-1</sup>
  - 40 events at LET=88.3 MeV cm<sup>2</sup> mg<sup>-1</sup>
  - 65 events at LET=125 MeV cm<sup>2</sup> mg<sup>-1</sup>
- Designs B and C
  - no events at all up to the maximum available LET value of 125 MeV cm<sup>2</sup> mg<sup>-1</sup>
- no SEL events for all designs A,B and C

- SEU tests with high energy heavy ions <sup>124</sup>Xe<sup>35+</sup> ions (E=995MeV)
- three tilt angles 0°, 45° and 60° corresponding to LET values of 62.5, 88.3 and 125 MeV cm<sup>2</sup> mg<sup>-1</sup>
- particle fluence 6.4 10<sup>6</sup>cm<sup>-2</sup>.

# JICG CMOS Performance




SEU testing of JICG shift registers in March 2019

- Gate delay time per inverter | dynamic power loss
  - design A: 82 ps | 149  $\mu$ W/MHz
  - design B: 180 ps | 186  $\mu$ W/MHz
  - design C : 220 ps | 221  $\mu$ W/MHz



- Supression of TID induced leakage



NLDRH42G\_1  
dev3




- Additional lateral junction prevents TID related source drain leakage due to positive fixed charges generated in the STI region of the MOS inversion channel
- Cascode arrangement (MOS/NLDMOS or IMOS/NLDMOS ) effectively increases SEB onset volatage from 14 V to 4 V
- Common gate arrangement shows significant decrease of RF performance in terms of  $f_t$  and  $f_{max}$

- Supression of TID induced leakage and SEB

MNLDRH42G  
dev1





- 130 nm JICG Inverter chain SEU test shows no events for LET > 120 MeV cm<sup>2</sup>/mg
- 130 nm JICG Shift register for SEU testing currently in preparation

Suppression of TID induced leakage and SEU

- Redundancy on transistor level, stack of two locally separated MOS transistors which share a common gate maintain the blocking capability of any NMOS and PMOS branch in a CMOS circuit after an impact of a high energetic particle
- Alternating arrangement of isolated NMOS and PMOS transistors in vertical direction gives a sufficiently great distance between the stacked transistor pairs
- Each transistor with dedicated guard ring
- Highly effective conduction of well currents to body contacts inhibits turn on of parasitic bipolar transistors


# 130nm JICG CMOS – SAL



## T380, EQJ901 SAL mask wo Si3N4 source drain spacer

Recipe: TECHNOLOGIE013\T380\SAL\SAL\_D015.ADI  
Site: I\_SAL\_D015\_ADI


F8\_S3\_02-28-2018\_15-25-10\_D015\_2um



## T380, EQJ901 NPH mask wo Si3N4 source drain spacer

Recipe: TECHNOLOGIE013\T380\NPH\NPH\_V2\_UV1100.ADI  
Site: IM\_NPH\_REAL\_UV1100\_ADI

F8\_S3\_02-28-2018\_15-25-10\_D015\_2um



# Summary & Conclusions



- A novel RHBD design approach suitable for applications in harsh radiation environment based on bulk CMOS technologies has been verified in 250 nm technology node
- JICG CMOS inverter test circuits fabricated in a 0.25 $\mu$ m SiGeC BiCMOS technology show excellent radiation hardness in terms of TID and SEU
- The new bulk CMOS RHBD approach is capable to significantly suppress TID and SEU induced malfunctions for combinational and sequential digital circuits
- In comparison with standard CMOS inverters JICG CMOS inverters require a doubled chip area and show a decrease of switching speed by a factor of 0.37 and an increase of dynamic power loss by a factor of 1.48
- Extra litho effort for TID hardness in 130 nm CMOS technology
- SG13RE technology module of SG13S technology will include JICG CMOS and JIC LDMOS devices
- JICG SRAM in preparation



# Thank you for your attention!

Mehmet Kaynak & Roland Sorge

**IHP – Innovations for High Performance Microelectronics**

Im Technologiepark 25  
15236 Frankfurt (Oder)

Germany

Phone: +49 (0) 335 5625 707

Fax: +49 (0) 335 5625 327

Email: [kaynak@ihp-microelectronics.com](mailto:kaynak@ihp-microelectronics.com)

[www.ihp-microelectronics.com](http://www.ihp-microelectronics.com)



innovations  
for high  
performance  

---

microelectronics

