



Hands-on Tutorial



Rainer Hentges



Philipp Horn






Introduction to FPGAs

A. Straessner









Terascale Detector Workshop Dresden March 12-15, 2019





General Concepts





- Field Programmable Gate Array is an integrated electronic circuit
 - "field programmable" = can be programmed "in the field", i.e. not when it is fabricted but at the place and time of application
 - "gate array" = array of electronic logic gates and much more



- You can "build" an electronic circuit which can be reconfigured any time
- Hardware Description Languages (HDL) and software tools help to realize your design:
 - VHDL = Very High Speed Integrated Circuit Hardware Description Language
 - Verilog
- High level languages: "C", OpenCL, ...
- Programming tools: graphical design tools, CAD, Labview, ...


\rightarrow FPGA firmware



FPGA History



THE BIRTH OF FPGAS




- PROM = programmable read-only memory
- PLA = programmable logic array
- PLD = programmable logic device
- LUT = look-up table








BACK TO THE BASICS



• MUX = multiplexer




- A logic function can be implemented in a look-up-table (truth table)
- The input addresses bits in a configuration SRAM (static random access memory)
- SRAM of a LUT is programmed when the FPGA gets configured
- Examples:
 - a 4-input LUT requires 16 bit SRAM and a tree of 2:1 multiplexers




Registers and D-flip-flops



- In a typical FPGA building block the combinatorial logic is surrounded by registers
- A register samples and holds the input data (D) for a certain time and sends an output signal (Q) when a clock signal arrives = 1-bit temporal memory



• A register realized as a (synchronous) D-flip-flop (latch) clocked on the rising edge:



• Result: sequence of logic operations controlled by clock \rightarrow synchronous design Introduction to FPGAs




The Building Blocks




- Configurable Logic Block:
 - LUT
 - Carry chain
 - D-flip-flop / register
 - MUX

- Structure of logic building block depends on your FPGA model
- another example:
 - ALM = Adaptive Logic Module
- Usually, the design software takes care of implementing your design into logic blocks




LOGIC ARRAY (BUILDING) BLOCKS





The Array = Combinatorial Logic + Interconnects






- LAB = Logic Array Block
- Interconnects are crucial:
 - in large FPGAs there are hundreds of layers of configurable interconnects
 - it is a network of signal lines and programmable multiplexers





 Configuration of FPGA corresponds to setting SRAM bits to define behaviour of LUTs, interconnects, etc.




Example:

- SRAM is a volatile memory element
- Active configuration is typically performed at power-up sequence
- Programming information is stored in external non-volative device (e.g. EEPROM)



A More Complex FPGA






- ALM = Adaptive Logic Module
- PLL = phase locked loop removes skew between external input clock and internal clock and is necessary for low-skew clock networks
- HPS = hard processor system
- DSP = digital signal processor





- DPSs are made for multiplying and adding integers
- Application e.g. in digital signal filters: $A = \sum_{i=1}^{n} a_i S_i$
- Floating point operation is usually fully supported, but may not be optimal



- Multiplier and accumulator: main operation
- Logic unit: bitwise AND, OR, NOT, NAND, NOR, XOR, and XNOR
- Pattern detector: terminal counts, overflow/underflow, rounding support
- Full "DSP tile" comes with surrounding logic and memory




Digital Signal Processors (DSP)




• Some other architectures:

 regular fixed point multiplier-adder




 floating point multiplier-adder







- IP = intellectual property
- IP block / IP core:
 - complete module, ready to use
 - developed by your colleagues or a company
 - you may need a licence even if it is for free, some products can be expensive
- Examples: Ethernet controller, PCIe controller, soft processor, multiplier functions, ...








Input / Output



- Modern FPGAs have many I/O capabilities:
 - GPIO = general purpose I/O, single pin connection
 - Low Voltage Differential Signaling (LVDS) lines
 - few gigabit / second (Gbps)
 - multi-Gb transceivers
 - up to 30+ Gbps per I/O pair
 - PAM4 up to 60+ Gbps per I/O pair







Eye Crossing

Percentage

One Level

ero Level





Technology







- configuration happens at power-on and is erased at power-off
- configuration is sensitive to radiation
- transistor sizes: smaller feature size \rightarrow faster, lower power




• anti-fuse technology:

- contact is grown to make a connection: amorphous silicon or metal-to-metal connections, non-volatile
- fast, one-time programmable
- configuration is immune to radiation



- flash-EEPROM
- non-volatile, slow
- configuration is immune to radiation



Programming Bit

source

substrate





- Xilinx and INTEL/Altera: market leaders, SRAM-based FPGAs
- Microsemi (previously Actel, now Microchip), producing antifuse, flash-based, mixedsignal FPGAs
- Lattice Semiconductor: low-power SRAM-based FPGAs, non-volatile configuration
- QuickLogic: low-power, low-density SRAM-based FPGAs
- Achronix: SRAM-based FPGAS with fast 1.5 GHz fabric speed
- Aeroflex / Cobham: radiation tolerant SRAM-based FPGAs
- Nanoexplore: SRAM-based FPGAs





Example Product Overview



	_								
	Device Name	VU3P	VU5P	VU7P	VU9P	VU11P	VU13P	VU27P	VU29P
	System Logic Cells (K)	862	1,314	1,724	2,586	2,835	3,780	2,835	3,780
ic.	CLB Flip-Flops (K)	788	1,201	1,576	2,364	2,592	3,456	2,592	3,456
logic	CLB LUTs (K)	394	601	788	1,182	1,296	1,728	1,296	1,728
	Max. Dist. RAM (Mb)	12.0	18.3	24.1	36.1	36.2	48.3	36.2	48.3
	Total Block RAM (Mb)	25.3	36.0	50.6	75.9	70.9	94.5	70.9	94.5
	UltraRAM (Mb)	90.0	132.2	180.0	270.0	270.0	360.0	270.0	360.0
memo	HBM DRAM (GB)	-	-	-	-	-	-	-	-
	HBM AXI Interfaces	-	-	-	-	-	_	-	-
clock a	ock Mgmt Tiles (CMTs)	10	20	20	30	12	16	16	16
	DSP Slices	2,280	3,474	4,560	6,840	9,216	12,288	9,216	12,288
DSP	Peak INT8 DSP (TOP/s)	7.1	10.8	14.2	21.3	28.7	38.3	28.7	38.3
	PCle® Gen3 x16	2	4	4	6	3	4	1	1
PCle Gen	PCIe Gen3 x16/Gen4 x8 / CCIX ⁽¹⁾		-	-	-	-	-	-	-
	150G Interlaken	3	4	6	9	6	8	6	8
100G E	thernet w/ KR4 RS-FEC	3	4	6	9	9	12	11	15
	. Single-Ended HP I/Os	520	832	832	832	624	832	520	676
GTY 3	32.75Gb/s Transceivers	40	80	80	120	96	128	32	32
GTM 58G	b/s PAM4 Transceivers							32	48
	100G / 50G KP4 FEC							16/32	24 / 48
	Extended ⁽²⁾	-1 -2 -2L -3							
speed grade Industrial		-1 -2	-1 -2	-1 -2	-1 -2	-1 -2	-1 -2	-1 -2	-1 -2
chee0	9								
54					- .				




Application Example



- Digital signal processing board for the ATLAS Liquid-Argon calorimeter trigger readout
- 320 detector channels at 40 MHz
- 2 digital filters per channel for energy and time measurement
- 2 x 48 transceivers at 5-12 Gpbs









• CPU (PC):

•floating point and fixed point calculations

- multi-core, clock speed: multi GHz
- large command set, 64 bit+
- only sequential operations possible (one or few Arithmetic Logical Units, ALUs)
- I/O via bus systems
- ·large memory, data storage
- programmable with C/C++, Python, ...
- Graphics Processor Unit (GPU):
 - parallel processing
 - thousands of cores
 - clock speed: multi GHz
 - I/O limited
 - programmable in dedicated parallel processing frameworks
- Digital Signal Processor (DSP):
 - fast real-time floating point and fixed point calculations
 - clock speed: multi GHz
 - limited I/O capabilities
 - •memory size OK
 - •programmable with C/C++, special commands

FPGA:

- real-time logic and signal operations
- fixed/floating point calculations with integrated DSP slices
- very good in parallel data processing in real time
- very fast, multiple I/O data links
- memory size OK
- programmable with HDL, but also graphic CAD, System-C, C++, ...
- radiation tolerant versions


ASIC

- combination of digital and analog circuits possible
- highly integrated
- custom design for large number of chips
- fixed design reduces flexibility
- ASIC/transistor technology allow optimized applications (e.g. radiation tolerance, ...)
- design can be evaluated with FPGA and implemented into ASIC






- FPGA and hard processor system (HPS) are combined in one chip: System-on-Chip
- typically ARM processors are used
- direct interconnect between FPGA fabric and processor
- some tasks are easier to handle by software/CPU:
 - high level system tasks
 - control and monitoring functionality
 - application interfaces
- FPGA takes care of fast, parallel data processing and fast I/O







- In the past, FPGAs were limited in memory capabilities
- Recent FPGAs have larger resources internally (hundreds of Mb)
- Even more: high bandwidth memory








Project Design Flow



Classic FPGA Design Flow





• modern, big FPGAs are complex: exploit design tools as much as possible






Timing Analysis

- Verify performance specifications were met
- Static timing analysis

Gate Level Simulation

- Timing simulation
- Verify design will work in target technology



Printed Circuit Board Simulation & Test

- Simulate board design
- Program & test device on board





```
-----
       entity counter is
11
12
13
14
15
       end counter;
16
17
18
19
20
21
       begin
22
23
       process (CLK,CLR) is
24
       begin
         if CLR='1' then
25
26
          val<="00000000";
27
           val<=val+1;</pre>
28
29
         end if:
30
       end process;
31
32
       DOUT<=val;</pre>
33
34
       end Behavioral;
-
```

```
Port ( CLK : in STD LOGIC;
          CLR : in STD LOGIC;
          DOUT : out STD LOGIC VECTOR (7 downto 0));
architecture Behavioral of counter is
signal val: std logic vector (7 downto 0);
  elsif rising edge(CLK) then
```



VHDL example



```
11
      entity counter is
12
           Port ( CLK : in STD LOGIC;
13
                   CLR : in
                            STD LOGIC:
                   DOUT : out STD LOGIC VECTOR (7 downto 0));
14
15
      end counter:
16
17
       architecture Behavioral of counter is
18
       signal val: std logic vector (7 downto 0);
19
20
21
      begin
22

    difference to "C"-Style programming:

23
      process (CLK,CLR) is
24
      begin
                                             • these are electronic signals
25
         if CLR='1' then
26
           val<="00000000";

    the assignment is instantaneous

         elsif rising edge(CLK) then
27

    timing must be taken into account


28
           val<=val+1;</pre>

    clock management, signal synchronisation,

         end if:
29
30
                                               registers, FIFO buffers, etc. are important
       end process;
31
                                               tools
32
      DOUT<=val:
33
                                          hardware description \neq computer programming
34
      end Behavioral:
```

29

Design software – Quartus II Web Edition – for INTEL FPGA





Design software – Quartus II Web Edition – for INTEL FPGA

File Edit View Project Assignments Processing Too	ls Window Help
🗅 🎽 🔛 🎒 🎒 👗 🖻 🛍 🗠 🗠 🏾	
asks 🗗 🗙	Counter.vhd
Flow: Full Design	🔤 M 🕼 🕡 ∰ ∰ 🔺 🌤 🌤 🕷 U 🐃 🔂 ﷺ 🗤 → 🗉 🎴
Task	1 library IEEE;
	2 use IEEE.STD_LOGIC_1164.ALL;
Start Project	3 use IEEE.STD_LOGIC_ARITH.ALL; 4 use IEEE.STD_LOGIC_UNSIGNED.ALL;
Open New Project Wizard	5
Open Existing Project	6 Uncomment the following library declaration if instantiating
Create Revision	7 any Xilinx primitives in this code.
Specify Project Libraries	8 library UNISIM;
Import Database	9use UNISIM.VComponents.all;
4 🔄 Create Design	10 L
Create New Design File	11 entity counter is
Open Existing Design File	12 Port (CLK : in STD_LOGIC;
Add/Remove Files in Project	13 CLR : in STD_LOGIC;
📉 MegaWizard Plug-In Manager (IP cores and megafu	14 - DOUT : out STD_LOGIC_VECTOR (7 downto 0));
🖳 SOPC Builder (system generation)	15 end counter;
Assign Constraints	16 L 17 Harchitecture Behavioral of counter is
4 🕨 Compile Design	17 earchitecture Behavioral of counter is
Analysis & Synthesis	19 signal val: std logic vector (7 downto 0);
Fitter (Place & Route)	
Assembler (Generate programming files)	21 Degin
Classic Timing Analysis	22
EDA Netlist Writer	23 process (CLK, CLR) is
Program Device (Open Programmer)	24 begin
Verify Design	25 if CLR='1' then
On-chip Debugging	26 val<="00000000";
PowerPlay Power Analyzer	27 elsif rising_edge(CLK) then
SSN Analyzer	28 val<=val+1; 29 - end if;
Engineering Change Order (ECO)	30 end process;
Export Database	31 -
Archive Project	32 DOUT<=val;
	33 L
	34 end Behavioral;
	<



Input and Output Assignment – Pin Planner




32

Named: Cyclone II - EP2C70F672C6 Node Name Direction Location Image: Cyclone II - EP2C70F672C6 Image: Cyclone II - EP2C70F672C6 Image: Cyclone II - EP2C70F672C6 Image: Cyclone II - EP2C70F672C6 Image: Cyclone II - EP2C70F672C6 Image: Cyclone II - EP2C70F672C6 Image: Cyclone II - EP2C70F672C6 Image: Cyclone II - EP2C70F672C6 Image: Cyclone II - EP2C70F672C6 Image: Cyclone II - EP2C70F672C6 Image: Cyclone II - EP2C70F672C6 Image: Cyclone II - EP2C70F672C6 Image: Cyclone II - EP2C70F672C6 Image: Cyclone II - EP2C70F672C6 Image: Cyclone II - EP2C70F672C6 Image: Cyclone II - EP2C70F672C6 Image: Cyclone II - EP2C70F672C6 Image: Cyclone II - EP2C70F672C6 Image: Cyclone II - EP2C70F672C6 Image: Cyclone II - EP2C70F672C6 Image: Cyclone II - EP2C70F672C6 Image: Cyclone II - EP2C70F672C6 Image: Cyclone II - EP2C70F672C6 Image: Cyclone II - EP2C70F672C6 Image: Cyclone II - EP2C70F672C6 Image: Cyclone II - EP2C70F672C6 Image: Cyclone II - EP2C70F672C6 Image: Cyclone II - EP2C70F672C6 Image: Cyclone II - EP2C70F672C6 Image: Cyclone II - EP2C70F672C6 Image: Cyclone II - EP2C70F672C6 Image: Cyclone II - EP2C70F672	e E	Edit View Processing	Tools Window							
Named: Image:	Gro	oups		₽×		Top	View Wire Bond			
Node Name Direction Location > Cycluler + C = 2 Critic Pice Output Group DBANK_1 < < <td< th=""><th>Na</th><th>amed: * 🔹 🔻</th><th></th><th></th><th></th><th></th><th></th><th>c</th><th></th><th></th></td<>	Na	amed: * 🔹 🔻						c		
Image:	9		Direction	Location		Cyclone	ell - EP2C/UF6/2C	b		
<td< td=""><td>100</td><td></td><td></td><td></td><td></td><td>n augustas ang</td><td>and the second</td><td></td><td></td><td></td></td<>	100					n augustas ang	and the second			
Image: * *<	-		Output Group	IODAINK_I		7A0000000	AVERVAGOO	DODOAT		
Image: 1 Image: 2 Image: 2 <td< td=""><td>7</td><td>C Chen groups s</td><td></td><td></td><td>= V6</td><td>000000000</td><td>000000000000</td><td>0000000</td><td></td><td></td></td<>	7	C Chen groups s			= V6	000000000	000000000000	0000000		
Image: 1 Image: 2 Image: 2 <td< td=""><td>*</td><td></td><td></td><td></td><td>: Ag</td><td>000000000000000000000000000000000000000</td><td></td><td>ACOCOA</td><td>-</td><td></td></td<>	*				: Ag	000000000000000000000000000000000000000		ACOCOA	-	
Image: 1 Image: 2 Image: 2 <td< td=""><td></td><td></td><td></td><td></td><td>- 00</td><td>OVOAVAAA</td><td>VOAAOVAOV</td><td>AV00000</td><td></td><td></td></td<>					- 00	OVOAVAAA	VOAAOVAOV	AV00000		
Image: 1 Image: 2 Image: 2 <td< td=""><td></td><td></td><td></td><td></td><td>- 00</td><td></td><td>00A000AV</td><td>0000000</td><td></td><td></td></td<>					- 00		00A000AV	0000000		
Image: 1 Image: 2 Image: 2 <td< td=""><td></td><td></td><td></td><td></td><td>- O C</td><td></td><td></td><td></td><td>-</td><td></td></td<>					- O C				-	
Image: * *<	1						VAVVAVVAA	00A000	a meretanan a generati	
Image: * *<					× @ @		a free free free free a free free free f		ĸ	
Image: * *<					M QG		AMAAAAA	VODOODAO	M	
Image: * *<								OOAOODD	N	
Image:							X XXXXX X()XX		R	
Image:					• Åe	OOAVOOVAO		0Å0A00Å	T	
Image: Node Name Direction Location I/O Bank VREF Group I/O Standard Reserved Image: Node Name Direction Location I/O Bank VREF Group I/O Standard Reserved Image: Node Name Direction Location I/O Bank VREF Group I/O Standard Reserved Image: Node Name Direction Location I/O Bank VREF Group I/O Standard Reserved Image: Node Name Direction Location I/O Bank VREF Group I/O Standard Reserved Image: Node Name Direction Location I/O Bank VREF Group I/O Standard Reserved Image: Node Name Direction Location I/O Bank VREF Group I/O Standard Reserved Image: Node Name Direction Location I/O Bank S.3-V LVdefault) I/O Standard Image: Node Name Direction Location I/O Bank VREF Group I/O Standard Reserved Image: Node Name Direction Location I/O Bank VREF Group I/O Standard I/O Standard Image:					00		$\Theta X (X) A X A X A X A X A X A X A X A X A X A$	a second s	0	
Image: Node Name Direction Location I/O Bank VREF Group I/O Standard Reserved Image: Node Name Direction Location I/O Bank VREF Group I/O Standard Reserved Image: Node Name Direction Location I/O Bank VREF Group I/O Standard Reserved Image: Node Name Direction Location I/O Bank VREF Group I/O Standard Reserved Image: Node Name Direction Location I/O Bank VREF Group I/O Standard Reserved Image: Node Name Direction Location I/O Bank VREF Group I/O Standard Reserved Image: Node Name Direction Location I/O Bank VREF Group I/O Standard Reserved Image: Node Name Direction Location I/O Bank VREF Group I/O Standard Reserved Image: Output IOBANK_1 1 3.3-V LVdefault) I/O Standard I/O Standard </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>V V V V V V V V</td> <td>0000000</td> <td></td> <td></td>							V V V V V V V V	0000000		
Image:					States "OC	OOVAVVAA	AVVVAAAAV	VOVOOOO	A service of the serv	
III III III IIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII					× 00				W raymone grant spanner	
Image: * *<					× 00 × 00 × 00				W Products Production V V	
Mamed: Image: CLK Input PIN_AB25 6 B6_N2 3.3-V LVdefault) Image: CLK Input PIN_AB26 6 B6_N2 3.3-V LVdefault) Image: CLK Input PIN_AB26 6 B6_N2 3.3-V LVdefault) Image: CLK Input IOBANK_1 1 3.3-V LVdefault) 3.3-V LVdefault) Image: CLK Input IOBANK_1 1 3.3-V LVdefault) 3.3-V LVdefault) Image: CLK Input IOBANK_1 1 3.3-V LVdefault) 3.3-V LVdefault) Image: CLK Input IOBANK_1 1 3.3-V LVdefault) 3.3-V LVdefault) Image: CLK Input IOBANK_1 1 3.3-V LVdefault) 3.3-V LVdefault)							ODOOAOOO			
III III IIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII							ODOOAOOO			
Named: * * * Filter: Pins: all Node Name Direction Location I/O Bank VREF Group I/O Standard Reserved Im CLK Input PIN_AB25 6 B6_N2 3.3 V LVdefault) Im CLR Input PIN_AB26 6 B6_N2 3.3 V LVdefault) Im CLR Input PIN_AB26 6 B6_N2 3.3 V LVdefault) Im Output IOBANK_1 1 3.3 V LVdefault) 0 Im DOUT[7] Output IOBANK_1 1 3.3 V LVdefault) Im DOUT[5] Output IOBANK_1 1 3.3 V LVdefault) Im DOUT[4] Output IOBANK_1 1 3.3 V LVdefault) Im DOUT[3] Output IOBANK_1 1 3.3 V LVdefault) Im DOUT[2] Output IOBANK_1 1 3.3 V LVdefault) Im DOUT[2] Output IOBANK_1 1 3.3 V LVdefault) Im DOUT[2] Output IOBANK_1 1					2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0					
Node Name Direction Location I/O Bank VREF Group I/O Standard Reserved Image: CLK Input PIN_AB25 6 B6_N2 3.3-V LVdefault) Image: CLR Input PIN_AB26 6 B6_N2 3.3-V LVdefault) Image: CLR Input PIN_AB26 6 B6_N2 3.3-V LVdefault) Image: CLR Input PIN_AB26 6 B6_N2 3.3-V LVdefault) Image: CLR Input IOBANK_1 1 3.3-V LVdefault) Image: CLR Output IOBANK_1 1 3.3-V LVdefault)		111			2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0					
Node Name Direction Location I/O Bank VREF Group I/O Standard Reserved IP CLK Input PIN_AB25 6 B6_N2 3.3-V LVdefault) IP CLR Input PIN_AB26 6 B6_N2 3.3-V LVdefault) IP CLR Input IOBANK_1 1 3.3-V LVdefault) 1 IP DOUT[6] Output IOBANK_1 1 3.3-V LVdefault) 1 IP DOUT[5] Output IOBANK_1 1 3.3-V LVdefault) 1 IP DOUT[5] Output IOBANK_1 1 3.3-V LVdefault) 1 IP DOUT[4] Output IOBANK_1 1 3.3-V LVdefault) 1 IP DOUT[3] Output IOBANK_1 1 3.3-V LVdefault) 1 IP DOUT[2] Output IOBANK_1 1 3.3-V LVdefault) 1 IP DOUT[1] Output IOBANK_1 1 3.3-V LVdefault) 1	-			Þ	2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0					
Image: CLR Input PIN_AB26 6 B6_N2 3.3-V LVdefault) Image: DOUT[7] Output IOBANK_1 1 3.3-V LVdefault) Image: DOUT[6] Output IOBANK_1 1 3.3-V LVdefault) Image: DOUT[5] Output IOBANK_1 1 3.3-V LVdefault) Image: DOUT[5] Output IOBANK_1 1 3.3-V LVdefault) Image: DOUT[4] Output IOBANK_1 1 3.3-V LVdefault) Image: DOUT[3] Output IOBANK_1 1 3.3-V LVdefault) Image: DOUT[2] Output IOBANK_1 1 3.3-V LVdefault) Image: DOUT[2] Output IOBANK_1 1 3.3-V LVdefault) Image: DOUT[1] Output IOBANK_1 1 3.3-V LVdefault)	×	Named: * 🗸						COCOCC COCOCCCC COCOCCCC COCOCCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCCCC COCCCC COCCCC COCCCCC COCCCCC COCCCCC COCCCCC COCCCCC COCCCCCC COCCCCC COCCCCCC COCCCCCCCC	0 12 15	
Image: Constraint of the system Output IOBANK_1 1 3.3-V LVdefault) Image: Constraint of the system Output IOBANK_1 1 3.3-V LVdefault) Image: Constraint of the system Output IOBANK_1 1 3.3-V LVdefault) Image: Constraint of the system Output IOBANK_1 1 3.3-V LVdefault) Image: Constraint of the system Output IOBANK_1 1 3.3-V LVdefault) Image: Constraint of the system Output IOBANK_1 1 3.3-V LVdefault) Image: Constraint of the system Output IOBANK_1 1 3.3-V LVdefault) Image: Constraint of the system Output IOBANK_1 1 3.3-V LVdefault) Image: Constraint of the system Output IOBANK_1 1 3.3-V LVdefault)	< × ₽	Named: * - (* Node Name	Direction	Location	I/O Bank	VREF Group	I/O Standard	COCOCC COCOCCCC COCOCCCC COCOCCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCCCC COCCCC COCCCCC COCCCCC COCCCCC COCCCCC COCCCCC COCCCCC COCCCCCC COCCCCCCCC	0 12 15	
Image: Constraint of the system Output IOBANK_1 1 3.3-V LVdefault) Image: Constraint of the system Output IOBANK_1 1 3.3-V LVdefault) Image: Constraint of the system Output IOBANK_1 1 3.3-V LVdefault) Image: Constraint of the system Output IOBANK_1 1 3.3-V LVdefault) Image: Constraint of the system Output IOBANK_1 1 3.3-V LVdefault) Image: Constraint of the system Output IOBANK_1 1 3.3-V LVdefault) Image: Constraint of the system Output IOBANK_1 1 3.3-V LVdefault) Image: Constraint of the system Output IOBANK_1 1 3.3-V LVdefault)	 × ₽ 	Named: * Node Name CLK	Direction	Location PIN_AB25	x ⊙ ⊙ x ⊂ ⊙ ⊙ x ⊂ ⊙ ⊙ x ⊂ ⊙ ⊂ x ⊂ O ⊂ O ⊂ x ⊂ O ⊂ O ⊂ x ⊂ O ⊂ O ⊂ O ⊂ C ⊂ O ⊂ C ⊂ O ⊂ C ⊂ O ⊂ C ⊂ O ⊂ C ⊂ O ⊂ C ⊂ O ⊂ C ⊂ O ⊂ C ⊂ O ⊂ C ⊂ O ⊂ C ⊂ O ⊂ C ⊂ O ⊂ C ⊂ O ⊂ C ⊂ O ⊂ C ⊂ C	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	I/O Standard 3.3-V LVdefault)	COCOCC COCOCCCC COCOCCCC COCOCCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCCCC COCCCC COCCCCC COCCCCC COCCCCC COCCCCC COCCCCC COCCCCC COCCCCCC COCCCCCCCC	0 12 15	
Image: Constraint of the system Output IOBANK_1 1 3.3-V LVdefault) Image: Constraint of the system Output IOBANK_1 1 3.3-V LVdefault) Image: Constraint of the system Output IOBANK_1 1 3.3-V LVdefault) Image: Constraint of the system Output IOBANK_1 1 3.3-V LVdefault) Image: Constraint of the system Output IOBANK_1 1 3.3-V LVdefault) Image: Constraint of the system Output IOBANK_1 1 3.3-V LVdefault) Image: Constraint of the system Output IOBANK_1 1 3.3-V LVdefault)	< × ₽	Named: * Node Name CLK CLR	Direction Input Input	Location PIN_AB25 PIN_AB26	x ○ ○ x ○ ○ ○ ○	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Image: Constraint of the second sec	COCOCC COCOCCCC COCOCCCC COCOCCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCCCC COCCCC COCCCCC COCCCCC COCCCCC COCCCCC COCCCCC COCCCCC COCCCCCC COCCCCCCCC	0 12 15	
Image: Constraint of the system Output IOBANK_1 1 3.3-V LVdefault) Image: Constraint of the system Output IOBANK_1 1 3.3-V LVdefault) Image: Constraint of the system Output IOBANK_1 1 3.3-V LVdefault) Image: Constraint of the system Output IOBANK_1 1 3.3-V LVdefault) Image: Constraint of the system Output IOBANK_1 1 3.3-V LVdefault)	< × ₽	Named: * Node Name CLK CLR DOUT[7]	Direction Input Input Output	Location PIN_AB25 PIN_AB26 IOBANK_1	I/O Bank	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	IIII IIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	COCOCC COCOCCCC COCOCCCC COCOCCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCCCC COCCCC COCCCCC COCCCCC COCCCCC COCCCCC COCCCCC COCCCCC COCCCCCC COCCCCCCCC	0 12 15	
Image: Constraint of the second sec	×	Named: * Node Name CLK CLR DOUT[7] DOUT[6]	Direction Input Input Output Output	Location PIN_AB25 PIN_AB26 IOBANK_1 IOBANK_1	I/O Bank	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	IIII IIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	COCOCC COCOCCCC COCOCCCC COCOCCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCCCC COCCCC COCCCCC COCCCCC COCCCCC COCCCCC COCCCCC COCCCCC COCCCCCC COCCCCCCCC	0 12 15	
Image: Constraint of the state of	×	Named: * Node Name CLK CLR CLR DOUT[7] DOUT[6] DOUT[5]	Direction Input Input Output Output Output	Location PIN_AB25 PIN_AB26 IOBANK_1 IOBANK_1 IOBANK_1	I/O Bank 6 1 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	IIIOOAOOO IIOOAOOO IIOOAOOO IIOOAOOO IIOOAOOO IIOOAOOO IIOOAOOOO IIOOAOOOO IIOOAOOOO IIOOAOOOO IIOOAOOOO IIOOAOOOO IIOOAOOOO IIOOAOOOO IIOOAOOOO IIOOAOOOOO IIOOAOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO	COCOCC COCOCCCC COCOCCCC COCOCCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCCCC COCCCC COCCCCC COCCCCC COCCCCC COCCCCC COCCCCC COCCCCC COCCCCCC COCCCCCCCC	0 12 15	
Image: Constraint of the second sec	×	Named: * Node Name → CLK → CLR → DOUT[7] → DOUT[6] → DOUT[5] → DOUT[4]	Direction Input Output Output Output Output Output Output	Location PIN_AB25 PIN_AB26 IOBANK_1 IOBANK_1 IOBANK_1 IOBANK_1 IOBANK_1	I/O Bank 6 6 1 1 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	I/O Standard 3.3-V LVdefault)	COCOCC COCOCCCC COCOCCCC COCOCCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCCCC COCCCC COCCCCC COCCCCC COCCCCC COCCCCC COCCCCC COCCCCC COCCCCCC COCCCCCCCC	0 12 15	
Output IOBANK_1 1 3.3-V LVdefault)	× -	Named: * Node Name CLK CLR CLR DOUT[7] DOUT[6] DOUT[5] DOUT[4] DOUT[3]	Direction Direction Input Input Output Output Output Output Output Output Output Output	Location PIN_AB25 PIN_AB26 IOBANK_1 IOBANK_1 IOBANK_1 IOBANK_1 IOBANK_1 IOBANK_1	I/O Bank 6 1 1 1 1 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	I/O Standard I/O Standard 3.3-V LVdefault) 3.3-V LVdefault)	COCOCC COCOCCCC COCOCCCC COCOCCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCCCC COCCCC COCCCCC COCCCCC COCCCCC COCCCCC COCCCCC COCCCCC COCCCCCC COCCCCCCCC	0 12 15	
		Named: * Node Name CLK CLR CLR DOUT[7] DOUT[6] DOUT[5] DOUT[4] DOUT[3] DOUT[2]	Direction Direction Input Output	Location PIN_AB25 PIN_AB26 IOBANK_1 IOBANK_1 IOBANK_1 IOBANK_1 IOBANK_1 IOBANK_1 IOBANK_1	I/O Bank 6 6 1 1 1 1 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	I/O Standard 3.3-V LVdefault)	COCOCC COCOCCCC COCOCCCC COCOCCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCOCCC COCCCC COCCCC COCCCCC COCCCCC COCCCCC COCCCCC COCCCCC COCCCCC COCCCCCC COCCCCCCCC	0 12 15	








• RTL = register transfer level





- The logic circuit can only be tested if external signals are simulated
- The stimulus for the simulation is written in a separate VHDL code: the testbench




simulated testbench

real testbench



Functional Simulation - Timing Diagram








Tools Overview









- There are many interesting books on FPGA and firmware design
- There is a lot of material provided by FPGA producers:
 - Tutorials and documentation for all knowledge levels
 - Tutorials and documentation of device-specific features
 - Very useful source of information! Most of it is for free!

Course Type: Online Share Result	Language: English ▼	Price: Free	•		eviceFamily: TRATIX 10 MX	✓CurricultNone	ım: ▼
Report Showing 1 - 20 / 22 Entries (Filtered F	rom 398 total Entries)					<< < <	2 > >>
Course Name		\$	Туре 🜲	Price 🜲	🗧 Language 🌲	Curriculum 🖨	Registration 🜲
SEU Mitigation in Intel [®] FPGA Devices: H (OSEUHIER) 14 Minutes	ierarchy Tagging		Online	Free	English	› Advanced Hardware	Register Now
Configuration for Stratix [®] 10 Devices (OCNFGS10) 18 Minutes			Online	Free	English	• Fundamentals Part 1	Register Now
HLS Coding Optimizations for Intel [®] Stra (OHLSS10) 17 Minutes	tix [®] 10 Devices		Online	Free	English	> Software Development	Register Now
Creating High-Performance Designs in It (OHIPERF14NM) 45 Minutes	ntel® Stratix® 10 FPGAs		Online	Free	English	› Advanced Hardware	Register Now
OpenCL [™] Coding Optimizations for Intel	[®] Stratix [®] 10 Devices					Caltura	












- The FPGA is an electronic circuit: signal timing can be an isssue
 - signals travel across the FPGA and need time to do so
 - clock skew = different arrival time of clock signal at different places in the FPGA




- Missed timing constraints lead to logic errors, which may look random
- A lower execution frequency and introduction of registers help to fulfill constraints






• ATLAS LAr signal processing FPGA:







 in order to have well-defined signals at rising/falling edge of the clock, registers are placed in the signal path: pipeline stages




286MHz → 400MHz = 40% gain






Conventional FPGA Architecture - Interconnect



Conventional pipelined path between logic cells




Local Routing and LUT delay significantly increase delay






• Registers independent of logic blocks:







• If intermediate register can be placed right in the middle, delays are equalized





286MHz → 400MHz = 40% gain






- Conventional example: FPGA divided into quadrants
- Global clock or quadrant clock possible
- If clock domain crosses more than one quadrant, only a global clock is possible
- Clock network consumes a lot of power: 10-20% of total FPGA power (charge/discharge of many capacitors)












 If clock domains needs to be crossed a signal buffer needs to be implemented to pass over the data and signals





- Programmable block that taks input clock and can convert into more and different clock signals
- Example:



- Typical FPGA clock frequencies: 100-400 MHz
- Modern FPGAs or high-frequency models reach 0.9 1.5 GHz





 Sensitivity list must include all input signals, otherwise outputs can be non-responsive under changes of inputs


```
process (Input_A, Input_B, Input_C, Output_nand, Output_nor)
begin
Output_nand <= Input_A nand Input_B;
Output_nor <= Input_A nor Input_B;
---
Output_Q <= Output_nand and Input_C and Output_nor;
end process;</pre>
```

- All output signals must be assigned under all possible input conditions
- No feedback from output to input signals





- Synchronous design is preferred, i.e. using signals synchronized to clock
- Reset: initialize register outputs to a know state
 - implement synchronous reset, i.e. synchronous to free-running clock
- State machines:
 - outputs may be assigned during states or state transitions
 - be careful with states that cannot be reached or are illegal



- Clock domains: avoid unnecessary clock domains
 - clock domain crossing require FIFOs/registers and proper treatment of signals (handshake, avoid FIFO overflow)
- Timing constraints are important: time-constrain all I/O signals, properly implement reset scheme, properly handle clock domain crossings