

Silicon Vertex & Tracking Detectors for Linear Collider Experiments

Simon Spannagel, CERN

12th Terascale Detector Workshop Dresden, 12 – 15 March 2019



Outline



- Challenges & Requirements
- Tracking Detector Concepts
- Silicon Technologies
- Mechanics & Cooling
- R&D Tools



Challenges for Silicon Detectors



Beam Structure



- Linear colliders operate in bunch trains
 - Low duty cycle: trigger-less, frame-based readout architecture
 - Possibility for power pulsing: switch detector components off between trains to reduce heat dissipation



S. Spannagel - 12th Terascale Detector Workshop - Silicon Detector for Linear Colliders

Beam-induced Backgrounds

- High luminosity achieved by small beams
 - CLIC (3 TeV): **40 nm** (x) x **1 nm** (y)
 - ILC (500 GeV): **500 nm** (x) x **5 nm** (y)
 - Resulting high e-field leads to beam-beam interactions
- Generates background particles, reduces \sqrt{s}



Fluence at first vertex layer < 10¹¹ n_{eq} / cm²

Main backgrounds in detector acceptance:

- **Incoherent e + e pairs:** high occupancies → granularity
- γγ → hadrons: impact on granularity, layout, physics



S. Spannagel - 12th Terascale Detector Workshop - Silicon Detector for Linear Colliders



e⁺e⁻ Pairs

 γ/γ^*

6

Challenges for Silicon Detectors at Linear Colliders Material Budget



Radiation Hardness

Readout Speed & Power Consumption



Vertex & Tracking Detector Concepts for Experiments at ILC and CLIC



S. Spannagel - 12th Terascale Detector Workshop - Silicon Detector for Linear Colliders

Requirements – Comparison Linear Collider

(HL-) LHC (ATLAS/CMS)

Radiation Tolerance Material Budget (barrel)

- **Single-point Resolution**
- **Time Resolution**
- Tracking Acceptance

Min. Granularity

Active Area

• $< 10^{11} n_{eq} / cm^2$ (vertex)

(vertex)

• $1 - 2\% X_0$ **10 – 15% X**₀ (tracker)

- $\leq 3 \mu m 7 \mu m$
- **5 ns (CLIC)** / 0.3 μs (ILC)
- |η| ≈ 2.7
- ≤ 25 μm x 25 μm
- ~1 m² / ~200 m²

- O(10¹⁶ n_{eq} / cm²) (vertex)
- $10 15\% X_0$ (vertex) 30 – 40% X₀ (tracker)

- 5 μm 30 μm
- 25 ns (1 BC)
- |η| ≈ 4
- 50 μm x 50 μm
- $\sim 1 \text{ m}^2 / \sim 200 \text{ m}^2$



SiD Vertex Detector





Requirements

• Low mass

< 0.3% X₀ per layer

- Low power consumption 13 mW/cm⁻²
- High single-point resolution $\sigma_{sP} \sim 5 \ \mu m$
- 1-bunch time stamping ~ $0.3 \ \mu s$

Current design:

- "Short barrel" approach:
 - 5 barrel layers,
 - 4 disks at short distance
 - 3 disks at longer distance
- Pixels pitch: 20 x 20 μm²
- CMOS based detectors with timestamps



ILD Vertex Detector

Requirements

• Low mass

0.3% X₀ per double-layer

- Low power consumption to minimize material budget
- High single-point resolution $\sigma_{sP} \sim 3 \ \mu m$
- Readout time ~ 50 μ s 100 μ s





Current design:

- "Long Barrel": 3 double sided ladders
- Layers 1 & 2: focus on resolution
 - Small pixels: 17 x 17 / 33 μm^2
- Layer 3-6: focus on low power consumption
 - Large pixels: 25 / 35 x 35 μm^2
- FTD: 7 forward disk for extended coverage
- Technologies: MIMOSA / DEPFET / FPCCD / SOI







Requirements

Low mass

0.2% X₀ per double-layer

- Low power consumption 50 mW/cm⁻²
- **High single-point resolution** • σ_{sp} ~ 3 μm
- Precise time stamping ~ 5 ns •

Current design:

- Hybrid pixel detectors in double layers
- 50+50 μm sensor+ASIC, 25 μm pitch
- Surface area of ~ 0.84 m²
- Three barrel layers, 2x three spiral disks



Requirements

• Low mass

SiD Tracking Detector

< 20% X₀ in the active region

- High single-point resolution $\sigma_{\text{SP}} \sim 10 \ \mu m$
- Good momentum resolution $\sigma_{\text{pT}}/p_{\text{T}} \sim 2-5 \times 10^{\text{-5}} \, \text{GeV}^{\text{-1}}$
- 1-bunch time resolution ~ 300 ns

Current design:

- Single-sided micro-strips, 25 μm pitch, alternate strip readout: KPiX ASIC
- Bump-bonded directly to the module
- 5 barrel layers / 4 disks, gas-cooled





CLICdet Tracking Detector

Requirements

- Low mass, high rigidity
 1 2% X₀ per layer
- Good single-point resolution $\sigma_{sP} \sim 7 \ \mu m$
- Good momentum resolution $\sigma_{pT}/p_{T} \sim 2 \times 10^{\text{-5}} \text{ GeV}^{\text{-1}}$
- High granularity few % occupancy from backgrounds



Current design:

- Monolithic detector with (elongated) pixels
- 200 µm sensor, including electronics
- Surface area of approx. 140 m²
- Leakless water cooling



Silicon Technologies for Vertex & Tracking Detectors



S. Spannagel - 12th Terascale Detector Workshop - Silicon Detector for Linear Colliders

Hybrid Pixel Detectors

- Traditional design of HEP silicon pixel detectors with independent parts:
 - Sensor (high-resistivity silicon & pn-junction)
 - CMOS chip, interconnect: solder bumps
- Allows extensive functionality on-pixel using mixed-mode CMOS circuits
- CLICpix2 Prototype, per-pixel charge & arrival time
 - 65nm CMOS, 25 x 25 μm² pitch, power pulsing
 - Successfully tested in lab & test beam
 - Challenge: bump bonding with 25µm pitch
 - Challenge: achieve 3 μm resolution with 50 μm sensors





Enhanced Lateral Drift Detectors

- Position resolution in thin sensors limited to pitch / √12 (almost no charge sharing)
- New concept: **enhance charge sharing** Enhanced LAteral Drift sensors (ELAD)
 - Close to theoretical optimum: linear charge sharing
- Deep implants to alter field, improve resolution
 - Lateral spread of charges during drift, cluster size ~2
- Challenges:
 - Complex production process, adds cost
 - Have to avoid low-field regions (recombination)
- Simulations: implantation process, sensor performance



Monolithic Active Pixel Sensors

- Fully integrated Si detector electronics & sensor on one wafer
 - Low material budget, no bump-bonding
- MIMOSA26 ILC vertex detector studies
 - 18.4 µm x 18.4 µm pitch, binary readout
 - Well known from beam telescopes...









Introduce high-resistivity epitaxial layer to allow depletion **Collection diode** Electronics outside charge-collection well

- Small collection diode, small capacitance
- Challenge: effect of p-wells on charge collection / electric field
- Analog performance: ALICE Investigator chip
 - Good spatial & time resolution at very low threshold



at 28 x 28 μ m² pitch: Efficiency > 99.3% Time resolution $\sigma_t < 5$ ns Spatial resolution $\sigma_{SP} \sim 4 \mu m$



13/03/2019

•

•

ALPIDE, MIMOSIS, PSIRA, CLICTD

Many fully-integrated sensors in this **180nm** technology:

- ALPIDE: Sensor for the ALICE ITS upgrade
 - First large-area MAPS detector @ LHC, 29 μm x 27 μm pitch
- **MIMOSIS**: Sensor for CBM @ FAIR

20

- 30 μ m x 27 μ m pitch, data-driven readout, ~ 10⁸ hits / cm² / s
- CLICTD: Sensor for CLIC Tracking Detector
 - 300 μm x 30 μm pixels with 8-bit ToA and 5-bit ToT, few ns time resolution
 - Analog domain divided in 8 sub-pixels for prompt charge collection
- PSIRA: Sensor concept for ILD Vertex detector
 - Evolution of MIMOSIS design: better resolution, faster readout













prototypes

design phase

production

Electronics Allows high bias voltage to be applied:

- Fast & large signal, large depletion volume
- Challenge: large collection diode leads to •
 - large input capacitance
 - increased power consumption
- Prototype: **ATLASpix** (MuPix8 on same reticle)
 - **180nm**, 130µm x 40µm pixel pitch Efficiency > 99.7% Time resolution $\sigma_{t} \sim 7 \text{ ns} (\text{RMS})$ Spatial resolution $\sigma_{sP} \sim 13 \,\mu m$



13/03/2019

S. Spannagel - 12th Terascale Detector Workshop - Silicon Detector for Linear Colliders

•

Monolithic Silicon-on-Insulator Sensors

- Monolithic sensor on single wafer with high-resistivity substrate
- Separate sensor/electronics by insulation oxide layer, connect by vias
- Prototypes in Lapis 0.2 μm process
 - **Cracow SOI chip**, ~30 μm x 30 μm pitch, single- & double-SOI, different r/o schemes
 - **CLIPS**: design for vertex
 - SOFIST prototype,
 20 μm x 20 μm pitch,
 3D stacking technology





S. Spannagel - 12th Terascale Detector Workshop - Silicon Detector for Linear Colliders

Resistive substrate (p-

Silicon Strip Detectors

- Implants AC-coupled, separate FE
- SiD Strip Tracker module prototypes
 - Hybrid-less silicon strip sensor, integrated pitch adapter and digital readout
 - Strip pitch of 25 μm, every 2nd strip read out, ~7 μm tracking resolution
 - Sensor: 10 cm x 10 cm, thickness 320 μm
 - ASIC (KPix) bump bonded to sensor surface
- First sensor fully assembled 2018
- First application:
 LYCORIS Large Area Telescope at DESY Test Beam



Readout chip

Detector Infrastructure

Mechanics & Cooling



ILD: Forward Tracking Disks Mockups

CERN

- 7 disks of Si detectors for forward region not covered by TPC
 - < $0.7\% X_0$ per disk
- Thermo-mechanical mockups
 - Silicon technology yet undecided
 - Gain experience with CF+Si structures
- Characterization:
 - CF disk planarity
 - Vibrations from forced airflow cooling
 - Heat dissipation







CLICdet: Vertex Air Cooling

- Vertex detector cooled with forced air flow for minimum material
- Spiral vertex disks direct air flow
 - Simulations of velocity, temperature, vibrations
 - Verification with 1:1 thermo-mechanical mockup







13/03/2019



S. Spannagel - 12th Terascale Detector Workshop - Silicon Detector for Linear Colliders

CLICdet: Lightweight Support for Tracking Detector

- Proof-of-concept for light tracking detector mechanics
 - Confirm stability and material budget assumptions
 - Off-the-shelf carbon fiber tubes
 - Custom nodes developed and fabricated





- Profiting from recent LHC developments: ALICE ITS upgrade's outer stave
- Stiffness achieved with low mass structure
- Total weight of the prototype: 926 g







de

13/03/2019

Tools

Tools for the Community

CERN

13/03/2019

Linear Collider Silicon detector R&D has helped to create many widely used tools...

• Beam telescopes

Readout systems

• Reconstruction software

• Simulation software



S. Spannagel - 12th Terascale Detector Workshop - Silicon Detector for Linear Colliders



In a nutshell...



13/03/2019



S. Spannagel - 12th Terascale Detector Workshop - Silicon Detector for Linear Colliders

Summary

CERN

- Unique challenges for silicon detectors at linear colliders
 - Ultra-lightweight detector systems
 - High resolution sensors (spatial & temporal)
- Many design goals for LC detectors achieved but yet need to be united in a single detector system
- R&D profits from developments for LHC detectors and vice versa
- Many prototypes based on commerical CMOS imaging technology
- Trend to "pixels everywhere"
- Great possibility to explore new technologies









SiD

13/03/2019

CLICdet



ILD



CLIC: Background suppression @ 3 TeV

- Short bunch spacing requires precise hit time information
- Background suppression by
 - Defining reconstruction window around physics event
 - Suppress background via
 - Timing requirements
 - Particle type and p_{T}
 - Retaining high-p_⊤ objects
- Example: full-hadronic tt event



CLIC: Background suppression @ 3 TeV

- Short bunch spacing requires precise hit time information
- Background suppression by
 - Defining reconstruction window around physics event
 - Suppress background via
 - Timing requirements
 - Particle type and p_T
 - Retaining high-p_⊤ objects
- Example: full-hadronic tt event

