

Hands-on Tutorial



Rainer Hentges



Philipp Horn

Introduction to FPGAs

A. Straessner



TECHNISCHE
UNIVERSITÄT
DRESDEN

iktp



Bundesministerium
für Bildung
und Forschung



Terascale Detector Workshop
Dresden
March 12-15, 2019


General Concepts

- Field Programmable Gate Array is an integrated electronic circuit
 - "field programmable" = can be programmed "in the field", i.e. not when it is fabricated but at the place and time of application
 - "gate array" = array of electronic logic gates - and much more
- You can "build" an electronic circuit which can be reconfigured any time
- Hardware Description Languages (HDL) and software tools help to realize your design:
 - VHDL = Very High Speed Integrated Circuit Hardware Description Language
 - Verilog
- High level languages: "C", OpenCL, ...
- Programming tools: graphical design tools, CAD, Labview, ...



→ FPGA firmware

THE BIRTH OF FPGAS




- PROM = programmable read-only memory
- PLA = programmable logic array
- PLD = programmable logic device
- LUT = look-up table



BACK TO THE BASICS

A	Z
0	1
1	0



Inverter
 $Z = \sim A$

A	B	Z
0	0	0
0	1	1
1	0	1
1	1	1



OR
 $Z = A \mid B$

A	B	Z
0	0	0
0	1	0
1	0	0
1	1	1



AND
 $Z = A \& B$

S	A	B	Z
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1


S = select

2:1 MUX
 $Z = (\sim S \& A) \mid (S \& B)$

- MUX = multiplexer

LOOK-UP TABLE (LUT): THE FOUNDATION

Configuration Bits in SRAM



LUT

In A	In B	In C	In D	Out
0	0	0	0	?
1	0	0	0	?
0	1	0	0	?
...
1	0	1	1	?
0	1	1	1	?
1	1	1	1	?


2:1 MUXes

Output

- A logic function can be implemented in a look-up-table (truth table)
- The input addresses bits in a configuration SRAM (static random access memory)
- SRAM of a LUT is programmed when the FPGA gets configured
- Examples:
 - a 4-input LUT requires 16 bit SRAM and a tree of 2:1 multiplexers



Registers and D-flip-flops

- In a typical FPGA building block the combinatorial logic is surrounded by registers
- A register samples and holds the input data (D) for a certain time and sends an output signal (Q) when a clock signal arrives = 1-bit temporal memory



- A register realized as a (synchronous) D-flip-flop (latch) clocked on the rising edge:

Symbol




- Result: sequence of logic operations controlled by clock → synchronous design

The Building Blocks




- Configurable Logic Block:

- LUT
- Carry chain
- D-flip-flop / register
- MUX




LOGIC ARRAY (BUILDING) BLOCKS

- another example:
 - ALM = Adaptive Logic Module
- Usually, the design software takes care of implementing your design into logic blocks




The Array = Combinatorial Logic + Interconnects



- LAB = Logic Array Block
- Interconnects are crucial:
 - in large FPGAs there are hundreds of layers of configurable interconnects
 - it is a network of signal lines and programmable multiplexers


- Configuration of FPGA corresponds to setting SRAM bits to define behaviour of LUTs, interconnects, etc.
- Example:

Row/Column Interconnect Junction




- SRAM is a volatile memory element
- Active configuration is typically performed at power-up sequence
- Programming information is stored in external non-volatile device (e.g. EEPROM)

A More Complex FPGA




- ALM = Adaptive Logic Module
- PLL = phase locked loop - removes skew between external input clock and internal clock and is necessary for low-skew clock networks
- HPS = hard processor system
- DSP = digital signal processor

- DPSs are made for multiplying and adding integers
- Application e.g. in digital signal filters: $A = \sum_{i=1}^n a_i S_i$
- Floating point operation is usually fully supported, but may not be optimal



X16750-082917


memory , logic block, DSP




- Multiplier and accumulator: main operation
- Logic unit: bitwise AND, OR, NOT, NAND, NOR, XOR, and XNOR
- Pattern detector: terminal counts, overflow/underflow, rounding support
- Full "DSP tile" comes with surrounding logic and memory

- Some other architectures:

- regular fixed point multiplier-adder




- floating point multiplier-adder




Intellectual Property (IP) Blocks

- **IP = intellectual property**
- IP block / IP core:
 - complete module, ready to use
 - developed by your colleagues or a company
 - you may need a licence even if it is for free, some products can be expensive
- **Examples:** Ethernet controller, PCIe controller, soft processor, multiplier functions, ...




- Modern FPGAs have many I/O capabilities:
 - GPIO = general purpose I/O, single pin connection
 - Low Voltage Differential Signaling (LVDS) lines
 - few gigabit / second (Gbps)
 - multi-Gb transceivers
 - up to 30+ Gbps per I/O pair
 - PAM4 up to 60+ Gbps per I/O pair



Single-ended digital signals (TTL, CMOS, RS-232...)



Differential digital signals (LVDS, ECL, PECL, RS-422...)



PAM2-NRZ



PAM4








Image Credit: Tektronix

"eye diagram"



Technology

-




- Xilinx and INTEL/Altera: market leaders, SRAM-based FPGAs
- Microsemi (previously Actel, now Microchip), producing antifuse, flash-based, mixed-signal FPGAs
- Lattice Semiconductor: low-power SRAM-based FPGAs, non-volatile configuration
- QuickLogic: low-power, low-density SRAM-based FPGAs
- Achronix: SRAM-based FPGAs with fast 1.5 GHz fabric speed
- Aeroflex / Cobham: radiation tolerant SRAM-based FPGAs
- Nanoexplore: SRAM-based FPGAs

- FPGA cost range:



€



€€€€€



Example Product Overview




Device Name	VU3P	VU5P	VU7P	VU9P	VU11P	VU13P	VU27P	VU29P
System Logic Cells (K)	862	1,314	1,724	2,586	2,835	3,780	2,835	3,780
CLB Flip-Flops (K)	788	1,201	1,576	2,364	2,592	3,456	2,592	3,456
CLB LUTs (K)	394	601	788	1,182	1,296	1,728	1,296	1,728
Max. Dist. RAM (Mb)	12.0	18.3	24.1	36.1	36.2	48.3	36.2	48.3
Total Block RAM (Mb)	25.3	36.0	50.6	75.9	70.9	94.5	70.9	94.5
UltraRAM (Mb)	90.0	132.2	180.0	270.0	270.0	360.0	270.0	360.0
HBM DRAM (GB)	–	–	–	–	–	–	–	–
HBM AXI Interfaces	–	–	–	–	–	–	–	–
Clock Mgmt Tiles (CMTs)	10	20	20	30	12	16	16	16
DSP Slices	2,280	3,474	4,560	6,840	9,216	12,288	9,216	12,288
Peak INT8 DSP (TOP/s)	7.1	10.8	14.2	21.3	28.7	38.3	28.7	38.3
PCIe® Gen3 x16	2	4	4	6	3	4	1	1
PCIe Gen3 x16/Gen4 x8 / CCIX ⁽¹⁾	–	–	–	–	–	–	–	–
150G Interlaken	3	4	6	9	6	8	6	8
100G Ethernet w/ KR4 RS-FEC	3	4	6	9	9	12	11	15
Max. Single-Ended HP I/Os	520	832	832	832	624	832	520	676
GTY 32.75Gb/s Transceivers	40	80	80	120	96	128	32	32
GTM 58Gb/s PAM4 Transceivers							32	48
100G / 50G KP4 FEC							16 / 32	24 / 48
Extended ⁽²⁾	-1 -2 -2L -3	-1 -2 -2L -3	-1 -2 -2L -3	-1 -2 -2L -3	-1 -2 -2L -3	-1 -2 -2L -3	-1 -2 -2L -3	-1 -2 -2L -3
Industrial	-1 -2	-1 -2	-1 -2	-1 -2	-1 -2	-1 -2	-1 -2	-1 -2


Application Example




- Digital signal processing board for the ATLAS Liquid-Argon calorimeter trigger readout
- 320 detector channels at 40 MHz
- 2 digital filters per channel for energy and time measurement
- 2 x 48 transceivers at 5-12 Gpbs



Heatsinks : uPOD + FPGA



€€€



Choose the best solution for your problem




- **CPU (PC):**
 - floating point and fixed point calculations
 - multi-core, clock speed: multi GHz
 - large command set, 64 bit+
 - only sequential operations possible (one or few Arithmetic Logical Units, ALUs)
 - I/O via bus systems
 - large memory, data storage
 - programmable with C/C++, Python, ...
- **Graphics Processor Unit (GPU):**
 - parallel processing
 - thousands of cores
 - clock speed: multi GHz
 - I/O limited
 - programmable in dedicated parallel processing frameworks
- **Digital Signal Processor (DSP):**
 - fast real-time floating point and fixed point calculations
 - clock speed: multi GHz
 - limited I/O capabilities
 - memory size OK
 - programmable with C/C++, special commands
- **FPGA:**
 - real-time logic and signal operations
 - fixed/floating point calculations with integrated DSP slices
 - very good in parallel data processing in real time
 - very fast, multiple I/O data links
 - memory size OK
 - programmable with HDL, but also graphic CAD, System-C, C++, ...
 - radiation tolerant versions
- **ASIC**
 - combination of digital and analog circuits possible
 - highly integrated
 - custom design for large number of chips
 - fixed design reduces flexibility
 - ASIC/transistor technology allow optimized applications (e.g. radiation tolerance, ...)
 - design can be evaluated with FPGA and implemented into ASIC

System-on-Chip (SoC)




- FPGA and hard processor system (HPS) are combined in one chip: System-on-Chip

- typically ARM processors are used
- direct interconnect between FPGA fabric and processor
- some tasks are easier to handle by software/CPU:
 - high level system tasks
 - control and monitoring functionality
 - application interfaces
- FPGA takes care of fast, parallel data processing and fast I/O



High Bandwidth Memory

- In the past, FPGAs were limited in memory capabilities
- Recent FPGAs have larger resources internally (hundreds of Mb)
- Even more: high bandwidth memory



Project Design Flow

Classic FPGA Design Flow

Design
Specification




```

11  entity counter is
12      port (
13          clk : in std_logic;
14          reset : in std_logic;
15          count : out std_logic_vector(7 downto 0);
16          zero : out std_logic;
17          done : out std_logic;
18      );
19  end entity counter;
20
21  architecture Behavioral of counter is
22      signal cnt : std_logic_vector(7 downto 0) := (others => '0');
23      signal zero : std_logic := '0';
24      signal done : std_logic := '0';
25
26      process (clk)
27      begin
28          if rising_edge(clk) then
29              if reset = '1' then
30                  cnt <= (others => '0');
31              else
32                  cnt <= cnt + 1;
33              end if;
34              zero <= cnt = 0;
35              done <= cnt = 255;
36          end if;
37      end process;
38  end architecture Behavioral;
    
```

Design Entry/Coding

- behavioral or structural description of design




Register Transfer Level (RTL) Simulation

- Functional simulation
- Verify logic model & data flow (no timing delays)



Logic Elements

memory blocks



Synthesis

- Translate design into device specific primitives
 - implementation in one specific FPGA type
- Optimization to meet required area & performance constraints






Figure 18 - Xilinx XC4000 Configurable Logic Block (CLB).

Place & Route


- Map primitives to specific locations inside target technology with reference to area & performance constraints
- Specify routing resources to be used

- modern, big FPGAs are complex: exploit design tools as much as possible




Timing Analysis

- Verify performance specifications were met
- Static timing analysis



Gate Level Simulation

- Timing simulation
- Verify design will work in target technology



Printed Circuit Board Simulation & Test

- Simulate board design
- Program & test device on board


```
--
11 entity counter is
12     Port ( CLK : in  STD_LOGIC;
13           CLR : in  STD_LOGIC;
14           DOUT : out  STD_LOGIC_VECTOR (7 downto 0));
15 end counter;
16
17 architecture Behavioral of counter is
18
19     signal val: std_logic_vector (7 downto 0);
20
21 begin
22
23     process (CLK,CLR) is
24     begin
25         if CLR='1' then
26             val<="00000000";
27         elsif rising_edge(CLK) then
28             val<=val+1;
29         end if;
30     end process;
31
32     DOUT<=val;
33
34 end Behavioral;
--
```

```
--
11  entity counter is
12      Port ( CLK : in  STD_LOGIC;
13            CLR : in  STD_LOGIC;
14            DOUT : out  STD_LOGIC_VECTOR (7 downto 0));
15  end counter;
16
17  architecture Behavioral of counter is
18
19      signal val: std_logic_vector (7 downto 0);
20
21  begin
22
23      process (CLK,CLR) is
24      begin
25          if CLR='1' then
26              val<="00000000";
27          elsif rising_edge(CLK) then
28              val<=val+1;
29          end if;
30      end process;
31
32      DOUT<=val;
33
34  end Behavioral;
--
```

- difference to "C"-Style programming:

- these are electronic signals
- the assignment is instantaneous
- timing must be taken into account
- clock management, signal synchronisation, registers, FIFO buffers, etc. are important tools

hardware description \neq computer programming





The screenshot displays the Quartus II Web Edition software interface. On the left is the 'Task' pane, which lists various design tasks organized into folders. The 'Counter.vhd' file is open in the main editor window on the right. The code is a VHDL file for a counter, featuring library declarations, entity and architecture definitions, and a behavioral process for counting.

Task Pane (Left):

- Start Project
 - Open New Project Wizard
 - Open Existing Project
 - Create Revision
 - Specify Project Libraries
 - Import Database
- Create Design
 - Create New Design File
 - Open Existing Design File
 - Add/Remove Files in Project
 - MegaWizard Plug-In Manager (IP cores and megafu...)
 - SOPC Builder (system generation)
- Assign Constraints
- Compile Design
 - Analysis & Synthesis
 - Fitter (Place & Route)
 - Assembler (Generate programming files)
 - Classic Timing Analysis
 - EDA Netlist Writer
- Program Device (Open Programmer)
- Verify Design
 - On-chip Debugging
 - PowerPlay Power Analyzer
 - SSN Analyzer
 - Engineering Change Order (ECO)
- Export Database
- Archive Project

Counter.vhd Code (Right):

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_ARITH.ALL;
4  use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6  ---- Uncomment the following library declaration if instantiating
7  ---- any Xilinx primitives in this code.
8  --library UNISIM;
9  --use UNISIM.VComponents.all;
10
11 entity counter is
12     Port ( CLK : in  STD_LOGIC;
13           CLR : in  STD_LOGIC;
14           DOUT : out STD_LOGIC_VECTOR (7 downto 0));
15 end counter;
16
17 architecture Behavioral of counter is
18
19     signal val: std_logic_vector (7 downto 0);
20
21 begin
22
23     process (CLK,CLR) is
24     begin
25         if CLR='1' then
26             val<="00000000";
27         elsif rising_edge(CLK) then
28             val<=val+1;
29         end if;
30     end process;
31
32     DOUT<=val;
33
34 end Behavioral;
  
```

Input and Output Assignment – Pin Planner



Pin Planner - C:/arnostFILES/QuartusProjects/Counter/Counter - Counter

File Edit View Processing Tools Window

Groups
Named: *


Node Name	Direction	Location
DOUT[7..0]	Output Group	IOBANK_1
<<new group>>		

Top View - Wire Bond
Cyclone II - EP2C70F672C6

Named: * Edit: [X] [✓] Filter: Pins: all

Node Name	Direction	Location	I/O Bank	VREF Group	I/O Standard	Reserved
CLK	Input	PIN_AB25	6	B6_N2	3.3-V LV...default)	
CLR	Input	PIN_AB26	6	B6_N2	3.3-V LV...default)	
DOUT[7]	Output	IOBANK_1	1		3.3-V LV...default)	
DOUT[6]	Output	IOBANK_1	1		3.3-V LV...default)	
DOUT[5]	Output	IOBANK_1	1		3.3-V LV...default)	
DOUT[4]	Output	IOBANK_1	1		3.3-V LV...default)	
DOUT[3]	Output	IOBANK_1	1		3.3-V LV...default)	
DOUT[2]	Output	IOBANK_1	1		3.3-V LV...default)	
DOUT[1]	Output	IOBANK_1	1		3.3-V LV...default)	
DOUT[0]	Output	IOBANK_1	1		3.3-V LV...default)	
<<new node>>						

All Pins



- RTL = register transfer level


- The logic circuit can only be tested if external signals are simulated
- The stimulus for the simulation is written in a separate VHDL code: [the testbench](#)

```


28
29 BEGIN
30
31 -- Instantiate the Unit Under Test (UUT)
32 uut: counter PORT MAP (
33     CLK => CLK,
34     CLR => CLR,
35     DOUT => DOUT
36 );
37
38 -- Clock generation
39 process is
40 begin
41     CLK<='1';
42     wait for 5 ns;
43     CLK<='0';
44     wait for 5 ns;
45 end process;
46
47 tb : process
48 begin
49
50     CLR<='1';
51     wait for 100 ns;
52     CLR<='0';
53
54     wait;
55 end process;

```


simulated testbench



real testbench



Tools Overview



- There are many interesting books on FPGA and firmware design
- There is a lot of material provided by FPGA producers:
 - Tutorials and documentation for all knowledge levels
 - Tutorials and documentation of device-specific features
- Very useful source of information! Most of it is for free!

Course Type:
 Language:
 Price:
 DeviceFamily:
 Curriculum:

[Share Result](#)

Report

Showing 1 - 20 / 22 Entries (Filtered From 398 total Entries)

<< < 1 2 > >>



Course Name	Type	Price	Language	Curriculum	Registration
SEU Mitigation in Intel® FPGA Devices: Hierarchy Tagging (OSEUHIER) 14 Minutes	Online	Free	English	› Advanced Hardware	Register Now
Configuration for Stratix® 10 Devices (OCNFGS10) 18 Minutes	Online	Free	English	› Fundamentals Part 1	Register Now
HLS Coding Optimizations for Intel® Stratix® 10 Devices (OHLSS10) 17 Minutes	Online	Free	English	› Software Development	Register Now
Creating High-Performance Designs in Intel® Stratix® 10 FPGAs (OHIPERF14NM) 45 Minutes	Online	Free	English	› Advanced Hardware	Register Now
OpenCL™ Coding Optimizations for Intel® Stratix® 10 Devices				› Software	

More Information




- The FPGA is an electronic circuit: signal timing can be an issue
 - signals travel across the FPGA and need time to do so
 - clock skew = different arrival time of clock signal at different places in the FPGA

Example:






- Missed timing constraints lead to logic errors, which may look random
- A lower execution frequency and introduction of registers help to fulfill constraints

- ATLAS LAr signal processing FPGA:




Improve Maximum Frequency


- in order to have well-defined signals at rising/falling edge of the clock, registers are placed in the signal path: pipeline stages



Conventional FPGA Architecture - Interconnect




Conventional pipelined path between logic cells



Local Routing and LUT delay significantly increase delay

Signal Routing and Register Distribution


- Registers independent of logic blocks:



Signal Routing and Register Distribution



- If intermediate register can be placed right in the middle, delays are equalized




286MHz → 400MHz = 40% gain

Conventional Clock Network




- Conventional example: FPGA divided into quadrants
- Global clock or quadrant clock possible
- If clock domain crosses more than one quadrant, only a global clock is possible
- Clock network consumes a lot of power: 10-20% of total FPGA power (charge/discharge of many capacitors)


Clock domain 1





Clock domain 2



Clock domain 3



- Smaller clock sectors
- More detailed clock domain segmentation possible
- Reduced power consumption




- If clock domains needs to be crossed a signal buffer needs to be implemented to pass over the data and signals

Phase-locked loop (PLL)



- Programmable block that takes input clock and can convert into more and different clock signals
- Example:



- Typical FPGA clock frequencies: 100-400 MHz
- Modern FPGAs or high-frequency models reach 0.9 - 1.5 GHz


- Sensitivity list must include all input signals, otherwise outputs can be non-responsive under changes of inputs

```
process (Input_A, Input_B, Input_C, Output_nand, Output_nor)
begin
    Output_nand <= Input_A nand Input_B;
    Output_nor  <= Input_A nor  Input_B;
    --
    Output_Q    <= Output_nand and Input_C and Output_nor;
end process;
```

- All output signals must be assigned under all possible input conditions
- No feedback from output to input signals

- **Synchronous design** is preferred, i.e. using signals synchronized to clock
- **Reset**: initialize register outputs to a know state
 - **implement synchronous reset**, i.e. synchronous to free-running clock

- **State machines**:
 - outputs may be assigned during states or state transitions
 - be careful with states that cannot be reached or are illegal



- **Clock domains**: **avoid unnecessary clock domains**
 - clock domain crossing require FIFOs/registers and proper treatment of signals (handshake, avoid FIFO overflow)
- **Timing constraints are important**: time-constrain all I/O signals, properly implement reset scheme, properly handle clock domain crossings