

DHH preparation for Phase3 DHC Firmware Status

Stefan Huber

Institute for Hadronic Structure and Fundamental Symmetries (E18)

TUM Department of Physics

Technical University of Munich

PXD workshop 09.10.2018



ТШ

Phase 3 Setup

PXD in phase 3

- 8 inner ladders
- 2 outer ladders
 - $\Rightarrow~$ 20 half ladders \Rightarrow 20 DHEs \Rightarrow 4 DHH systems
- Per DHH: 4 inner and 1 outer module

Difference compared to phase 3: new DHI



DHH system Overview



TUTT

DHH Installation at KEK

Four full DHH systems installed next to the cleanroom Running with the full system

One more full DHH system available for DAQ tests

Two more modules shipped but not used and not tested at KEK





Stefan Huber | DHH preparation

Experience during commissioning

- Initial problems to establish the DHP-DHE connection
 - Caused by dust on the optical interfaces
 - Please take care to cover them carefully during shipment
- Sometimes issues with the DHP-DHE connection
 - Caused by wrong configuration of clocks or DHI registers
 - Hardwire FCK parameters on DHI, flexibility not needed anymore
- Bad optical connection at dockbox PCB
- One JTAG-USB connector broken and replaced by spare RTM
- Issues with DHI clock, fixed (see Igors talk)

ТШТ

Issues with slow control

- Dispatch errors on IPBus:
 - Lost UDP packets
- Does it have any impact?
- Observed already during Phase 2



Stefan Huber | DHH preparation

ТШ

Issues with slow control

- During commissioning problems configuring the clock-recovery chip
- Only power-cycle of a full carrier recovers
- Maybe observed once during Phase 2
- Problem appeared after running the DAQ test-setup in parallel
- Happens when several clocks are configured in parallel
 - \Rightarrow Issues with the load on pxdioc1?
- DHE IOCs running on shroud (ATOM based, very weak computer)
 - \Rightarrow No problems configuring the clock (Only when configuring more than 10 at once)
- Having the system running for several days => No dispatch errors

2018-10-08	15:44:36.665		[dhi.p3.4]	Dispatch OK again.									
					THROWING unknown					1 Escur 11 1			5. 1411
2018-10-08	15:55:11.773	[info]	[dhe.p3.4]	Dispatch OK again.		2018-09-22							
					THROWING unknown	2018-09-22	03:39:59		info] [I2CDevic]	I2C clock presca	.er = 0x3f	
			[un1.pJ.4]		THROWING UNKNOWN	2018-09-22] [I2CDevic]	I2C Status at in:	itialization = 0x1	
2018-10-08	10:08:08.264		[dn1.p3.4]	Dispatch UK again.		2018-09-22	03:39:59	.102 [fine] [Si5338Dr]	Starting Si5338 (configuration using	initSi5338
					THROWING unknown	2018-09-22							
2018-10-08	16:08:18.064		[dhi.p3.4]	Dispatch OK again.		2018-09-22							
					THROWING unknown	2018-00-22	05.55.13	037 [[[T2CDevic]	T2C clock prescal	lar = 0.03f	
018-10-08	16.10.47 267	[info]	[dhe n3 4]	Dispatch OK again		2010-05-22	05.55.15			[IZCDEVIC]	Tac Status at in	tiplination - Oul	
				Dispatch CATLED by	THROWTHC unknown	2018-09-22	00:00:13	.938 [TULO] [IZCDEVIC]	ize Status at in.	ILIALIZALION = UXI	
					INKOWING UNKNOWN	2018-09-22	05:55:13	.942 [fine] [S15338Dr]	Starting Si5338 (configuration using	1n1t515338
2018-10-08	16:15:22.568	[info]	[dhe.p3.4]	Dispatch OK again.		2018-09-22							



DHC status

Stefan Huber | DHH preparation

ТШ

Link to ONSEN

- Each DHH has 4 optical links to ONSEN
- 3 out of 16 are not stable
- Possible issue: capacitors on DHC and RTM connected serially
 - \Rightarrow Removal tested in the lab improved the link quality
- Automatic reset procedure implemented
 ⇒ needs to be tested together with ONSEN
- ONSEN links only established during runs
 - Makes debugging more complicated
 - Can we keep them up constantly
- Modifications next week, assistance from ONSEN?



Stefan Huber | DHH preparation

ТШП

Load balancing

- Introduce backpressure from DHC to DHE
- Introduce BUSY from DHE
- Data written to consecutively into memory for one event
- DHC header only added at the end
- Data to local DAQ only from one output stream
- Development of the code ~60% done
- Still needs time for simulation and testing

ТЛП

Gated mode testing

How to interpret data from FTSW?

Injveto, injkick, injvpos, injvpre, injvlen, injvfull, injvgate

When do these signal come?

Documentation needed

Does standalone FTSW firmware proves that information?