The Inner Tracker for the Phase-II upgrade of ATLAS

Sergio Díez Cornell Deutsches Elektronen-Synchrotron (DESY)







DESY LHC physics discussions, 18th Feb 2019

LHC schedule and HL-LHC



The new ATLAS Inner Tracker (ITk)

Challenges for silicon trackers

- Higher granularity to keep same low occupancy
- Reduced pitch to improve performance at high p_T
- Improved readout and triggering to deal with high data rates
- Higher radiation tolerance to deal with increased radiation environment
- Reduce material and cable count in the tracking volume to keep detector performance
- ✤ Reduce cost per sensor to cover larger area (~ 175 m²)

Replacement of ATLAS Inner detector by an all-silicon tracker



5 pixel barrel layers and 5 pixel rings

4 strip barrel layers and 6 endcap disks

	Silicon Area	Channels [10 ⁶]		
Pixel	~13 m²	580		
Strip	160 m ²	50		

Why η<4?





Improved identification of the correct hard-scatter vertex

Reject pile-up jets

Improved identification or suppression of b-jets

Extend lepton coverage

ITk layout performance

Layout goal: Maintain or improve tracking resolution and particle identification performance from Run-2



S. Díez, DESY LHC discussions

ITk X0 profile and radiation environment



The pixel tracker



The pixel tracker



The pixel tracker



18 Feb 2019

S. Díez, DESY LHC discussions

Pixel tracker structures



18 Feb 2019

S. Díez, DESY LHC discussions

Pixel modules and sensor technology



Prototype quad module

Pixel modules and sensor technology

Hybrid pixel technology for modules Single, double, and quad modules



Prototype quad module

Planar sensors for outer layers

High yield and lower costs Well proven technology Reduced thickness: goal is 100-150 μm Move to n-in-p technology



Pixel modules and sensor technology





Prototype quad module

Planar sensors for outer layers

High yield and lower costs Well proven technology Reduced thickness: goal is 100-150 μm Move to n-in-p technology



3D sensors for innermost layers

Excellent radiation hardness Low power dissipation Optimization of process for small pixels and thinned sensors in progress

Pixel readout electronics

- Synergic development with CMS (RD53)
- Increased radiation hardness using 65 nm technology in TSMC (target 1 Grad)
- First large prototype fabricated and tested:
 - **D** 50x50 μ m² with 4-pixel analogue section
 - 50 μm minimum pitch to allow standard flip-chip
 - Shunt LDO implementation for compatibility with serial powering
 - □ Highest data rate per ASIC: 5 Gbps
- RD53A is fully functional with very promising test results within or close to the specifications
- Test results confirm that RD53A is a fundamental and solid baseline for final ATLAS/CMS chip development

Technology	65nm CMOS				
Pixel size	50x50 um ²				
Pixels	192x400 = 76800 (50% of production chip)				
Detector capacitance	< 100fF (200fF for edge pixels)				
Detector leakage	< 10nA (20nA for edge pixels)				
Detection threshold	<600e-				
In -time threshold	<1200e-				
Noise hits	< 10 ⁻⁶				
Hit rate	< 3GHz/cm ² (75 kHz avg. pixel hit rate)				
Trigger rate	Max 1MHz				
Digital buffer	12.5 us				
Hit loss at max hit rate (in-pixel pile-up)	≤1%				
Charge resolution	≥ 4 bits ToT (Time over Threshold)				
Readout data rate	1-4 links @ 1.28Gbits/s = max 5.12 Gbits/s				
Radiation tolerance	500Mrad at -15°C				
SEU affecting whole chip	< 0.05 /hr/chip at 1.5GHz/cm ² particle flux				
Power consumption at max hit/trigger rate	< 1W/cm ² including SLDO losses				
Pixel analog/digital current	4uA/4uA				
Temperature range	-40°C ÷ 40°C				



Pixel module assembly and system tests

Pixel assembly: ~200 RD53A assemblies with a large variety of sensor types have flip-chipped and under test

Test beams and irradiations to evaluate the sensor performance

Have reached ~99.7 % Efficiency @ 1000 e- with all three analog FEs for unirradiated sensors



Pixel module assembly and system tests

Pixel assembly: ~200 RD53A assemblies with a large variety of sensor types have flip-chipped and under test

Test beams and irradiations to evaluate the sensor performance

Have reached ~99.7 % Efficiency @ 1000 e- with all three analog FEs for unirradiated sensors





System tests:

Several serial powering test setups, test with up to 7 FE-I4 modules Powering, noise introduction, cross-talk, ...

All tests show a safe operation with no distortion from noisy modules

Thermo-mechanical prototypes for thermo-fluidic and thermal tests with CO2 cooling

Thermal figures of merit achieved



Electrical outer barrel prototype with 7 FE-I4 quads

TM prototype of inclined section



The ITk strip detector: the stave/petal concept



The ITk strip detector: the stave/petal concept



Petal geometry

- Hermetic η coverage in disk geometry
- Optimal phi resolution
- Stereo angle built into the petal (20 mrad)
- Straight edges parallel to strips to avoid truncated strips
- Curved inner and outer edges and curved gaps between strips
- Biggest Si strips sensor manufactured on 6" wafers (reliable proven technology)
- ***** Strip pitch as close as possible to 75 μ m as in barrel
- Number of rows (strip lengths) chosen to cope with increased occupancy

6 different types of wedge-shaped
modulesImage: Components,
readout, and build procedure for all
of them, and for barrel modulesImage: Components,
R2Image: Components,
R3R2Image: Components,
R3Image: Components,
R3Image: Components,
R4Image: Components,
R3



Local support manufacture





Supports manufacture performed with precision tools : Accuracy Repeatability High throughput









S. Díez, DESY LHC discussions

18 Feb 2019

QA/QC and **FEA**



Silicon strip modules



Silicon strip sensors: technology choice

n⁺ strips in p-type substrate (n-in-p)

- ✤ 6" wafer technology (~10x10 cm²)
- Strip lengths from 1.7 to 5 cm
- * $320 \,\mu\text{m}$ thick, ~ 75 μm pitch
- ♦ High resistivity (~4 kΩ/cm)
 ⇒ V_{dep}~200 V
- P-stop isolation in between strips
- * Spatial resolution $\sim 20 \ \mu m$
- Time resolution \sim 3 ns

Why n-in-p?

Collects electrons (as opposed to p-in-n) Faster signal, reduced charge trapping Depletes from segmented side Good signal even under-depleted Single-sided process Significantly cheaper than n-in-n More foundries and available capacity worldwide Lack of patterned back-side implant Easier handling and testing



Silicon strip sensors: technology choice



On-module readout, power and control electronics

✤ ABC130

- □ ATLAS Front-End readout chip for **binary readout**
- □ Fabricated in 130 nm CMOS technology
- 256 channels/chip, connected to sensor strips via wire-bonds

✤ HCC

- Digital interface chip between ABC and bus tape
- Handles incoming TTC signals, multiplexes readout data on-module and sends it to the outside world

DC-DC powering



Module





On-module readout, power and control electronics

✤ ABC130

- □ ATLAS Front-End readout chip for **binary readout**
- □ Fabricated in 130 nm CMOS technology
- □ 256 channels/chip, connected to sensor strips via

>100 fully operational ABCN250 modules

- A dozen of ABCN130 barrel and EC modules produced during the last year
 - □ Digital interface chip between ABC and bus tape
 - Handles incoming TTC signals, multiplexes readout data on-module and sends it to the outside world
- DC-DC powering



Module





End of substructure (EoS) board

- Interface between Staves/Petals and Off-Detector
 - □ Incoming: Power & Commands, DCS signals
 - □ Outgoing: Data, DCS (10/20 Gbps)
- Key components
 - IpGBT: High-speed, data aggregator (MUX/DMUX), transceiver, rad-hard ASIC
 - □ VTR+: rad-hard optical link
 - DCDC2s: Power converters with single input and 2 power outputs
 - □ None of those components are still available
- First prototypes in hand with earlier versions of ASICs (GBTx, SFP transceiver)
 - □ V2 Master and V0 Slave prototypes
 - Electrical characterization successful
 - Material Budget Studies at the DESY Test Beam









Full-size stave/petal prototypes

Fully loaded thermo-mechanical stave and thermo-mechanical petal

Thermal testing (cold CO2 tests, thermal cycling, comparison to FEA)

First electrical staves (4 modules per side) assembled, first electrical results recently obtained









Good agreements between infrared measurements and FEA simulations



Global structures

Barrel: 4 concentric cylinders connected at the end by interlinks





Modular cooling and electrical services implemented within the structures

Mostly carbon fiber composite materials, extensively simulated Mockup sectors/wheels already existing for both structures End-insertion methods both for barrel staves and end-cap petals









18 Feb 2019

S. Díez, DESY LHC discussions

DESY involvement the ITk

- Mostly focused on EC strips
 - **EC** Module assembly and test
 - □ Test beam and irradiation campaigns
 - **EoS** design and test
 - Overall petal design
 - □ Petal core manufacture and test
 - Bus tape tests
 - Petal assembly and test
 - □ End-Cap integration methods and test
 - Development of 1.5 kW CO2 system
- Representation in the layout task force (N. Styles)
- FTK activities (S. Schmidt)
- ITk strips activity coordinators (I. Gregor, P. Goettlicher, I. Bloch, S. Díez)



Ultimately, DESY will deliver a fully instrumented strips endcap

DESY activities



Facilities: DESY Hamburg







**

**

**

Facilities: DESY Hamburg

✤ Geb. 25c

- □ ISO6 clean room and ISO7 labs
- Module and Petal assembly, Module and EoS reception tests, validation and QC

* Geb. 26

Shared with CMS group All laboratories fully operational

- Endcap assembly, integration, system test
- ✤ Geb. 43a
 - □ Composites workshops for CFRP R&D
 - □ Petal core assembly







ITk schedule





Strips PDRs finalized last year MoUs under approval Strips schedule Production Preproduction Site Qualifications Sensor PRR ASICs PRR Today ASICs FDR EoS PRR Local Supports PRR Module FDR 1 11 Local Supports FDR **Bustapes PRR** Bustape FDR Sensor FDR Modules PRR System Test FDF Services FDR EoS FDR PS PRR PP2 FDR PS FDR 2019 2020 Jan Feb Mai Apr Maj Jun Jul Aug Sep Oct Nov Dec Jan Feb Mai Apr Maj Jun Jul Aug Sep Oct Nov Dec

Strips and pixels TDR already public

FDRs mark the beginning of pre-production

40	Eak	<u>, </u>	140
	гец	J Z I	JIS

Backup slides

Endcap sensor geometries

Sensor type	Number of sensors	Shape	Number of rows	Channels per sensor	Min/max pitch (µm)
Short-strips	3808	Square	4	5128	75.5
Long-strips	7168	Square	2	2564	75.5
		ow			
EC Ring 0	768		4	4360	73.5/84
EC Ring 1	768		4	5640	69/81
EC Ring 2	768		2	3076	73.5/84
EC Ring 3	1536	A 10 - 2 - 10	4	3592	70.6/83.5
EC Ring 4	1536		2	2052	73.4/83.9
EC Ring 5	1536		2	2308	74.8/83.6

Trigger concept

- Complete ITk readout on L0 with 1 MHz rate and 10 μs latency or
- Partial ITk readout on L0 with 4 MHz/10 μs and full readout at L1 with 800 kHz/35 μs
 - □ outer pixel layers can provide full data on L0
 - □ inner layers can't due to bandwidth limitation of 5 Gb/s
 - \rightarrow fast clear on L0, wait for L1





F. Hügging - ATLAS-D Freiburg 2018

Pixels bandwidth strategy

- ✤ Rates and bandwidths vary:
 - □ inner layer: 1 cable per FE
 - □ outer layer: combines links to make use of bandwidth
- For Command/Clock (TTC):
 - use GBT
 - □ 160 Mb/s between GBT and FE for all chips per module



F. Hügging - ATLAS-D Freiburg 2018

1MHz L0 trigger rate: strips

- Baseline 1MHz trigger rate requires new readout * architecture: STAR
 - 640Mbit/s downlinks from each hybrid controller chip
 - Shared 160Mbit/s control link
 - ABCStar and HCCStar first submission 2018, chipset currently under test





40-160

Mbps

640

Mbps

Module assembly

- ✤ Scalability for large scale production even at prototyping stage
 - □ Panelization of laminated hybrids
 - Designed for machine placement of passives and solder reflow
 - > Tools developed for controlled gluing and wire bonding of ABCNs
 - Conservative design rules for high yield and volume, and low cost
 - Final hybrids testable on panels, ready for module assembly
 - □ Automated wire bonding of ASICs to sensor and hybrids to test frames
 - □ Fully testable modules, ready for stave/petal assembly







Harmonized tooling

- Test frames for all modules have identical connectors and size, to be tested in common multiframe test stand (used also for hybrid panel test)
- Tooling outer dimensions harmonized and made to fit gluing and bonding stations
- Tools for all modules the same with only small geometrical adjustments reflecting the geometrical differences between the modules



- Dedicated effort to keep end-cap and barrel tooling very similar to avoid individual learning curve for each type
- Target: every module site can, with short transition time, come to the aid of a struggling site, be it EC or barrel
- This is true for every aspect in the ITk strips system

Strip sensors performance



Module prototyping

>100 fully operational ABCN250 modules A dozen of ABCN130 barrel and EC modules produced during the last year



Gain at OfC

ise at 1.01fC



mV/fC

1200

nput Noise (ENC)

VI50

Gain (mV/fC)

Strips test beam



First measurements of front-end stage prototype for ABCStar indicate much improved noise behaviour

- Performance at end-of-lifetime is marginal with the used prototype components.
- Caveats:
 - Sensors were not annealed (+20% in signal)
 - Final sensor will have higher resistivity (+ 10% in signal)
 - Old front-end stage -> polarity fix (-20% in noise)
 - Enclosed transistors (-30% in noise)
- Extrapolated results to be confirmed with final prototypes

Module Type	Fluence (x E14)	Charge (500 V)	Charge (700V)	Noise (e [.])	S/N (@500 V)	S/N (@700 V)
SS	8,07	13,73	16,12	630,25	21,79	25,58
LS	4,13	17,28	19,47	748,96	23,08	26,00
R0	12,26	11,52	14,04	652,14	17,67	21,53
R1	10,11	12,54	15,00	640,33	19,59	23,43
R2	8,72	13,33	15,74	657,26	20,28	23,95
R3	8,01	13,77	16,16	643,93	21,39	25,10
R4	6,80	14,64	16,98	795,68	18,40	21,34
R5	6,00	15,30	17,60	835,36	18,32	21,07

Bus tapes

Flexible, low-mass printed circuits that provide readout, power and control lines to the modules along the staves/petals



Polyimide Shield Data traces + shield layer 125 um track-and-gap differential lines

Total thickness: 180 um

Design optimized for 640 Mbps signals

Al material discarded due to excessive deformation during cocuring

Gold-plated pads to facilitate bonding

18 Feb 2019

Bus tape electrical tests

S-parameters measurements

- □ 1.4 m long test tape
- Test chips containing drivers and receivers of the type expected in the HCC130 ASIC
- Point-to-point eye-diagram at 640Mbps measured and simulated
- □ Bit Error Ratio (BER) for 10 loads at 640 Mbps: < 10^{-12}







Module loading on core structures

- Accurate placement of modules on cores and good cooling connection
- Common procedure
 - □ Survey precision fiducials to determine stave/petal reference frame
 - □ Load module from loading station onto bridge
 - □ Survey module fiducials and (iteratively) position module
 - □ Apply glue pattern of SE4445 adhesive
 - Place module cure glue, held in place by bridge repeat 14/9 times
 - □ Perform post-mounting stave/petal metrology survey
 - □ Wire bonding to bus-tape and EoS + electrical acceptance test







Performance target: Lateral accuracy $\pm 50 \ \mu m$ Average distance between module and core = 150 μm

Service modules

- Both barrel and end-caps aim for modularity of services *
 - Service modules consist of compact structures that provide electrical and cooling services to several staves and petals in the structures
 - □ Barrel services:
 - Each service modules reaches several staves within each cylinder, or preferably a bigger single cylinder sector (max. of 8)
 - Service tray hooks up to the Outer Cylinder, runs on top of end-cap structure and reaches PP1 at the edge of the end-caps structural bulkheads (the "lids" of the ITk)



Service modules

- Both barrel and end-caps aim for modularity of services
 - Service modules consist of compact structures that provide electrical and cooling services to several staves and petals in the structures
 - □ En-cap services:
 - Service module runs on top of end-cap structure
 - De-coupled electrical and cooling services
 - Minimizing damage in case of a catastrophic cooling failure (one loses single hits on multiple tracks instead of losing full tracks)
 - > Not enough space for electrical services to follow cooling segmentation
 - Cooling module serves half-disks (16 or 32 petals), electrical module serves phi sector (24 petals)



Facilities: DESY Zeuthen

- ✤ Hall for module construction in Zeuthen (ZModuleHall)
 - □ Planning ongoing, Cleanroom of ISO6 or better, Dec 2017







