

SILICON DETECTORS II PIXEL DETECTORS – HYBRID & MONOLITHIC

LECTURE AT EDIT2020 SCHOOL

DESY HAMBURG

FEBRUARY 19, 2020

NORBERT WERMES UNIVERSITY OF BONN





- □ A somewhat longer intro: Why pixels? and How ?
- How to make a (hybrid) pixel detector?
- Hybrid pixel detectors
 - The pixel "sensor"
 - The pixel readout chips
 - Hybridization
- Monolithic pixel detectors
 - Large electrode approach
 - Small electrode approach
- DEPFET pixels
- Conclusions / Take-home messages

apologies: I know ATLAS developments much better than CMS&ALICE



WHY PIXEL DETECTORS?



Collisions at the LHC





proton-proton collisions (ATLAS, CMS) 40 MHz, L=10³⁴cm⁻² s⁻¹

⇒ every 25 ns have 25 interactions with 1600 tracks

 \Rightarrow 10¹¹ tracks / s

 $\begin{array}{l} \mbox{lon + lon collisions (ALICE)} \\ 300 \ \mbox{kHz}, \ \mbox{L}=10^{29} \mbox{cm}^{-2} \ \mbox{s}^{-1} \\ \Rightarrow \ \mbox{dN/d}\eta \ \mbox{~~} 8000 \ \mbox{for central collisions} \\ \Rightarrow \ \ \mbox{10}^{9\text{-10}} \ \mbox{tracks / s} \end{array}$

LHC (pp) = 10^6 x LEP in track rate ! HL-LHC $\approx 10^7 \text{ x LEP}$

The dominant challenges therefore are

- particle hit rate (up to 2 GHz/cm²)
- radiation damage

... and only pixels can live up to this

Tracking detectors in ATLAS (4 pixel layers)





ATLAS IBL in operation



13 TeV pp collision, low luminosity, 2 interactions





EDIT2020 Desy, Silicon Detectors II, N. Wermes





HOW TO ... ?



Patterned Semiconductor Detectors





Contacting a silicon detector





Contacting a silicon detector





BIASING





DC - Coupling

BIASING





AC - Coupling

Biasing (a strip) or - even worse - a pixel detector



• where is the problem?

 the problem comes with the many channels



□ resistive poly silicon biasing

- polycrystalline Si on SiO₂
 has area resistance of ~100 kΩ/□
- meander structures can reach
 50 200 kΩ (for space reasons)

variations



extra processing step



Punch through biasing





EDIT2020 Desy, Silicon Detectors II, N. Wermes

How to bias a pixel detector ... with many many channels?



EDITZUZU DESY, SIIICON DETECTORS II, N. WERMES



HOW DOES THE SIGNAL DEVELOP?



Weighting field in a pixel detector (1-dim)





Note!





- movement of both charges create signals on both electrodes.
- on every electrode a total charge of

$$Q_S^{tot} = Q_S^- + Q_S^+ = -Ne$$

is induced.

 if a material the produced charges have very different mobilities (like CdTe) e.g. with μ_h≈ 0, then part of the signal is lost and the signal becomes dependent on where the charge was deposited.





HOW TO MAKE A ... "HYBRID" PIXEL DETECTOR



Hybrid Pixel Detectors = current state of the art / standard @ LHC



ATLAS: 50 x 250 μ m pixel cells amplifier for every pixel

FhG-IZM

UNIVERSITÄT BONN



PIXEL "SENSOR"



EDIT2020 Desy, Silicon Detectors II, N. Wermes

Planar sensors





EDIT2020 Desy, Silicon Detectors II, N. wernes

3D-Si sensors for the innermost pixel layer(s)







PIXEL READOUT CHIP



EDIT2020 Desy, Silicon Detectors II, N. Wermes

Pixel Frontend Chip



- ATLAS FE chips (FE-I3 and FE-I4)
 - 250 nm (IBL 130 nm) CMOS technology
 - pixel cell size: $50 \times 400 \ \mu m^2$
 - 18 columns x 160 rows = 2880 cells
 - parallel processing in all cells
 - - amplification
 - - zero suppression



Functions in the cell (binary readout + "poor man's" analog)





- Integration of signal charge by charge sensitive amplifier
- Pulse shaping by feedback circuit with constant current feed back
- Hit detection by comparator
- ~ ~5 bit analog information via "time over threshold"
- storage of address and time stamps in RAM at the periphery

Pixel Frontend Chip





EDIT2020 Desy, Silicon Detectors II, N. Wermes

Requirements on the electronics performance

<

<



 $\sigma_{
m thr}$

- small noise hit rate \rightarrow
- $\sigma_{noise} \oplus \sigma_{threshold}$
- time stamping

low noise and small threshold dispersion

- 500 e⁻ @ a threshold of 2500 e⁻
 - 20 ns after BX for all signal heights





Distribution of pixel cell thresholds

Important / in-time threshold & efficiency





Pixel Frontend Chip

UNIVERSITÄT BONN

- ATLAS FE-Chip
 - 250 nm CMOS technology
 - pixel cell size: $50 \times 400 \ \mu m^2$
 - 18 columns x 160 rows = 2880 cells
 - parallel processing in all cells
 - amplification
 - zero suppression

- end of column logic
 - storage of hit information during trigger latency (2.5 μs)
 - hit selection upon L1 trigger



A readout architecture ("column drain")



- Hits are removed if no trigger conicidence occurs.
- Hit information agreeing with L1 trigger time are read out.

Pixel R/O-Chip for HL-LHC rates (and radiation)



- Effort and costs so large that joint approach (cross experiments) is needed -> RD53 (20 Institutes)
- Higher hit rate (not smaller pixel size) requires higher logic density -> 65nm TSMC



Pixel R/O philosophy changes -> better architectures





3rd generation

- region architectures with grouped logic
 -> regional hit draining
- surrounded by synthesized logic ("digital sea")
- RD53 like



"analog islands in digital sea"



HYBRIDISATION





EDIT2020 Desy, Silicon Detectors II, N. Wermes

Hybrid Pixel Assembly

Sensors

- n⁺ in n (oxygenated Si)
- 200 μm thick

Readout – Chip (FE-I3 -> FE-I4)

- chip size limited by yield ~1-2.5 \mbox{cm}^2
- wafer size (Ø 20 cm)

Hybridization

- PbSn, SnAg or Indium bumps (applied on wafer)
- + IC wafers thinned after bumping to ~180 μm
- ,flip-chipping' to mate the parts
- ~3000 bumps/chip, ~50000 bumps/module



ATLAS Modul, Foto:IZM, Berlin





CMS module

wirebonds


The Pixel Module

UNIVERSITÄT BONN



The Pixel Module

UNIVERSITÄT BONN







Signal of a mip in 250µm Si \triangleq 19500 e⁻ \rightarrow <10000 e⁻ after irradiation Charge on more than 1 pixel => S/N > 30 \rightarrow S/N \sim 10

- Discriminator thresholds = 3500 e, ~40 e spread, ~170 e noise
- \Box ca. 10 µm x 100 µm resolution (track angle dependent)
- □ 12% dE/dx resolution



ATLAS upgrade for HL-LHC: tracker layout





35?



RADIATION DAMAGE

- BULK DAMAGE BY NIEL -> FLUENCE (N_{EQ}/CM²)
 -> SEE LECTURE 1
- OXIDE DAMAGE BY IEL -> TID (RAD OR GY)



Surface damage (TID)





- 1)
- In SiO₂ μ_h is low
- Holes can be (self) trapped
- If a positive bias is applied at the gate the holes will move towards the interface where they will be trapped for long times => transistor threshold shifts
- 2)
- Formation of charges near the interface from defects (dangling bonds) created inside the Si gap.
- They can become charged (+ or -) depending on the carrier type of the channel (nMOS or pMOS).
 - => transistor threshold shifts
 (both directions possible)

Radiation damage to the FE-electronics ... and cure



Effects: generation of positive charges in the SiO₂ and defects in Si - SiO₂ interface

1. Threshold shifts of transistors

→ Deep Submicron CMOS technologies with small structure sizes (≤ 350 nm) and thin gate oxides (d_{ox} < 5 nm) → holes tunnel out

2. Leakage currents under the field oxide

→ Layout of annular transistors with annular gate-electrodes





Radiation damage to the FE-electronics ... and cure



radiation induced bit errors

("single event upsets" SEU)

large amounts of charge on circuit nodesby nuclear reactions, high track densities -can cause "bit-flip"

2 examples of error resistant logic cells

→ enlarge storage capacitances in SRAM cells: Q_{crit} = V_{threshold} · C

→ storage cells with redundancy (DICE SRAM cell)

information and its inverse stored on 2+2 independent and cross-coupled nodes \rightarrow temporary flip of one node cannot permanently flip the cell.







New Developments Monolithic CMOS Pixels







No need for fine pitch bump bonding between sensor and readout circuitry.

- ightarrow Easier to produce and easier to test
- \rightarrow Large cost reduction (sensor + R/O chip + BB \rightarrow one chip)
- → Plus all advantages that large CMOS Fabs may offer, including fast turn around, large wafer sizes, large throughput

fresh-up: MOSFET -> NMOS, PMOS, CMOS





- reminder: transistors operate in "inversion"
- NMOS: transistor channel current are electrons
- PMOS: transistor channel current are holes
- CMOS: both transistor types are realised in the same substrate. IMPORTANT for electronic circuits







Large versus small collection electrode (fill factor)



Electronics inside charge collection well

- large collection electrode
 => little low field regions
 => on average short(er) drift paths
 => less trapping -> radiation hard
- Larger sensor capacitance (pw & dnw!)
 => noise & speed/power penalty
 => possible x-talk (digital to sensor)







UNIVERSITÄT BONN

Electronics outside charge collection well

- small electrode
 - => very small sensor capacitance (< 5fF)
 - => lower analog power budget (noise, speed)
 - => less prone to x-talk
- on average long(er) drift distances and potentially low field regions
 - → radiation hardness needs process mods

e.g. Process modification – TowerJazz 180 nm CMOS





Standard process

- ALICE ITS type
- High res. p-type epi. (> 1 kΩ·cm)
 => thickness typ. 25 μm
- Quadruple-well
 => deep pwell shields nwell => full CMOS
- Reverse bias typ. -6V
 => enhanced (but not yet full) depletion
 => some charge collected by diffusion only => slow



Modified process

- Additional planar medium dose N implant
 => depletion from two junction boundaries
 full volume can be depleted
 better charge collection in lateral direction
- Maintain small capacitance
- No significant circuit/layout changes

W. Snoeys et al. DOI: 10.1016/j.nima.2017.07.046

Large (~1 cm²) full CMOS chips (=modules) w/ readout







DIFFERENT ELECTRODE (LARGE/SMALL) APPROACHES LEAD TO DIFFERENT

ANALOG FRONT END CHOICES



large electrode





Charge Sensitive Amplifier

- Choice for large electrode design
- Gain (ideally) independent of C_D => G ~ 1/C_f (typ. C_f ~ 5 fF)

-
$$\tau_{CSA} \propto \frac{C_D}{g_m \cdot C_f}$$
, $ENC^2_{therm} \propto \frac{kT}{g_m} \frac{C_D^2}{\tau}$

=> requires larger g_m (power) for large C_D

=> typ. power $30 - 40 \mu$ W per pixel

 threshold trimming is advised and a standard in typical implementations



• small electrode





D. Kim et al., doi 10.1088/1748-0221/11/02/C02042

W. Snoeys, DOI: 10.1016/ j.nima.2013.05.073

Voltage amplifier (ALPIDE like)

- => Profit from small sensor capacitance
 - => large voltage signal Q/C_D @ input node
- Very compact design
 - => amplification + shaping in one stage
 - => simple inverter as discriminator
 - => no threshold trimming used (see later)
- Optimized power for required timing
 => ~1 μW/pixel for 25 ns peaking time

$$\frac{S}{N} \propto \frac{Q}{C_D} \sqrt{g_m} \propto \frac{Q}{C_D} \sqrt[m]{P}, \quad P \propto \left(\frac{C_D}{Q}\right)^m$$
$$2 \leq m \leq 4$$



DMAPS

READOUT ARCHITECTURE CHOICES

wanted

- Small pixels
- High logic (memory) density
- Fast shaping
- High data transmission bandwidth



"Column drain" Architecture





- Well established scheme in ATLAS FE-I3 like (current pixel detector)
- Demonstrated rate capability for the addressed goal (ITk outer pixel layers)
- Affordable in-pixel logic (storage & digital R/O)
- Challenges: preventing digital cross talk, pixel size, C_D (for large electrode design)

ALTERNATIVE: Asynchronous readout schemes



DMAPS with asynchronous matrix => time stamping at periphery

=> Hits transferred to periphery immediately => calls for massive parallelism



o(400) lines in two metal layers; larger periphery

Challenge: avoid data collisions



Results Large Electrode Design



LF-Monopix1: Results

M. Barbero et al., arXiv:1911.01119, submitted to JINST

UNIVERSITÄT BONN

- High and uniform efficiency even after irradiation
- NIEL (2 × $10^{15} n_{eq}/cm^2$) $\sqrt{}$



I.Mandić et al., DOI: 10.1016/j.nima.2018.06.062



TID (100 Mrad) 🗸



Active sensor



After 10¹⁵n_{eq}/cm² (neutrons) 100.0 97.5 98.9% 95.0 (%) 92.5 Hit efficiency 90.0 87.5 85.0 82.5 80.0 77.5 75.0 1.0-0.5 0.0 0.5 1.0

- Noise occ. < 0.1 Hz/pix
 < 10⁻⁷/25 ns/pixel
- 0.2% masked pixels
- Dry ice cooling
- Bias -130 V (this sensor!)
- Thres ~1700 e-
 - ε = 98.9 \pm 0.1 %

T. Hirono et al., DOI: 10.1016/j.nima.2016.01.088 P. Rymaszewski et al., DOI: 10.1088/1748-0221/11/02/C02045



Results Small Electrode Design



Charge collection with small electrodes









Irradiated 10^{15} n/cm² @ 350e- threshold 2x2 pixel at 36 µm pitch



Optimations for Radiation Hardness







DEPFET Pixels



How does a DEPFET work?





A charge **q** in the internal gate is – via the capacitance to the channel – a voltage which "steers" the channel current I_d together with the external gate voltage, which hence effectively changes by: $\Delta V = \alpha q / (C_{ox} W L)$. $\alpha < 1$ due to stray capacitances

Kemmer, J., G. Lutz et al., Nucl. Inst. and Meth. A 288 (1990) 92

features:

q

- g_q~ 700 pA/e⁻
- small intrinsic noise
- sensitive off-state, w/o power used

DEPFET pixels: "rolling shutter" frame R/O





DEPFET pixels





BELLE II DEPFET Pixel Detector





BELLE II DEPFET Pixel Detector







CONCLUSIONS/MESSAGES

- Pixel detectors are essential for vertexing and tracking in high rate and radiation environments
- Hybrid pixels are meanwhile matured, but have also many disadvantages (...)

DEPFETs

- MAPS are the choice for low to medium rate and radiation experiments and DMAPS point to the future also in harsher conditions
- Large & small electrode concepts are pursued.





Further Reading

- G. Lutz, "Semiconductor Radiation Detectors", Springer Berlin-Heidelberg-New York, 1999.
- Rossi, Fischer, Rohe, Wermes, "Pixel Detectors: From Fundamentals to Applications", Springer Berlin-Heidelberg-New York, 2006, (ISBN 3-540-283324)
- F. Hartmann, "Evolution of Silicon Sensor Technology in Particle Physics", Springer 2017
- M. Garcia-Sciveres and N. Wermes, "Review of advances in pixel detectors for experiments with high rate and radiation" Rept.Prog.Phys. 81 (2018) no.6, 066101 DOI: 10.1088/1361-6633/aab064
- Kolanoski, H. und Wermes, N. Teilchendetektoren – Grundlagen und Anwendungen (Springer/Spektrum 2016)
- Kolanoski, H. and Wermes, N. (new edition) Particle Detectors – fundamentals and applications (Oxford University Press 2020, in print)





L.Rossi P. Fischer

T.Rohe

From Fundamentals to Applications

Particle Detectors fundamentals and applications

Hermann Kolanoski

and Norbert Wermes

D Springer Spektrum

Hermann Kolanoski Norbert Wermes

Teilchendetektoren