


MicroTCA.4 Standard Communication Links, Clocks & Triggers

Kay Rehlich, DESY

3. Dec. 2019




Motivation: European XFEL Software Architecture




Motivation

Why did we select MicroTCA for XFEL

- **Modularity !!!**
- Standard hardware & software **interfaces**
- **Loose coupling** of components
 - Implement functions on the right component (architecture):
 - Do complex stuff on a standard **CPU**: faster development
 - Do real-time on **FPGA**: Allow CPU software to crash without disturbing accelerator operation
- Simplified **maintenance** and good **diagnostics** of all components
- **Remote management** is a MUST for large facilities
- **Redundancy** of key components
- Integrated and standardised **clock, trigger, interlock** distribution
- Modern **communication links** (high-speed and low noise)




MicroTCA.4: A Modular Crate System




MicroTCA Crate Backplane Communication

Common modules


Application modules




MTCA Specifications



MicroTCA.0




MicroTCA.4




MicroTCA.4.1

MicroTCA Generations: **MTCA.0** MTCA.4 MTCA.4.1


Front Side




MicroTCA Generations: MTCA.0 **MTCA.4** MTCA.4.1




MicroTCA Generations: MTCA.0 MTCA.4 **MTCA.4.1**



Basic MTCA.0



MTCA.4: MLVDS Bus




8 MLVDS lines:
 • FPGA-2-FPGA
 • Triggers
 • Clocks
 • Interlocks
 • ...

Usage of the MLVDS Bus Lines


- **Trigger or Gate**
- **Clock**
- **Interlock**
- **Data transfer FPGA \leftrightarrow FPGA**
 - e.g. Timing \rightarrow ADC

Introduction - Clocks & Triggers




- Define the source and destination of bunches (XFEL: 27000 / sec.)
- Trigger and clocks for diagnostics and actuators depending on location


Introduction - Data Tags for Software




Trigger and Bunch Pattern Distribution



Usage of the MLVDS Lines: Timing Example



One Trigger/Clock/Data Channel Configuration out of 23



x2_trigger_channel.xml XFEL.DIAG/TIMER/LASER1/BACK.TRG2

Trigger Channel LASER1 /BACK.TRG2

Channel description:
Pulse CTRL Macropulse trigger

Input Source Select: Trigger del. or imm. 2. Source Select: Backplane Ch 1 Output Source Select: Width output

FPGA clock 1 4.51 MHz
 FPGA clock 2 4.51 MHz
 FPGA clock 3 1.00 MHz
 Bunch pattern 1..6
 Front RJ45-4 input

Backplane Ch. 1...8
 RTM Ch. 1...9
 Front Ch. 1...6
 Front RJ45-4 input

Fast Data/Clock
 UART 115kbaud
 Global Sync

Trigger No.: 115
 Delay: 100000 * 9.23 ns = 923.077µs
 Width: 2000 (x+1)* 9.23 ns = 18.471µs
 Fine Delay: 0 * 923ps = 0 s

Invert Inhibit enable
 Ch. out intern to "2. source"

Select source:

- Single delayed & width
- Combination w/ 2nd Ch.: AND, OR, FlipFlop
- Serial data

Output can be:

- Inverted
- Inhibited
- Fine Delay: .92 ns steps

Selection of:

- Trigger # (0 ... 255)
- Bunch Pattern
- Clock from FPGA
- Front Input


Delay and Width:

- up to 150ms
- in 9.23ns steps

Combination w/ second channel:

- Gates (start
- Bursts of clocks
- Combine with 2nd channel

Port 17 ... 20 Used as Wired-OR for Interlocks



M-LVDS Type-2 receivers (SN65MLVD082) are **failsafe** by using an offset threshold. In addition, the driver rise and fall times are between 1 and 2.0 ns to provide operation at **250 Mbps** while also accommodating stubs on the bus. Outputs are **slew rate controlled** to reduce EMI and crosstalk effects associated with large current surges.








Figure 2-3. LVDS and M-LVDS Differential Input Voltage Thresholds

MTC.A.4 with Point-2-Point Links




4 bi-directional LVDS lines:
FPGA-2-FPGA communication

3 Overlaid Point-2-Point Topologies



Other topologies are possible by modifying the backplane


MTCA.4 Clocks: MTCA.0 Compatible



Point-2-Point Clocks:

- Low jitter
- Flexible configuration
- bi-directional


Low Jitter Clock Distribution: Bi-directional LVDS





Low Jitter Clock Distribution: Bi-directional LVDS

The screenshot shows the SlaveTiming.xml configuration tool for XFE...DIAG/TIMER/DI3011. It features several panels:


- CPU Interface:** Macro Pulse Number: 910448453, CPU Interrupts: Enable, Delay: 400000, Rate: 99.9 ms.
- Divider:** Delay: 0, Divider: 24, 1.3 GHz output.
- RTM Triggers:** Lists triggers like VCC 5V out, RTM.TRG7-RTM.TRG6, and RTM.TRG1-RTM.TRG3.
- Front Triggers:** Lists triggers for Clk 3, Clk 2, and Clk 1 with various delay and rate settings.
- Backplane Clocks & Triggers:** Lists BACK.TRG1-8 with frequencies like 108MHz and 18 R/T.
- Other components:** Oscillator, Controls, PLL, CrossPointSwitch, and FPGA MUX.




PCIe Topology




Architecture : PCIe with Hot-Swap



Architecture : PCIe with Hot-Swap



MicroTCA.4 Communication Links



+ IPMI Management Links