Update on GigE Vision implementation in FPGA.

Jan Marjanovic, Sven Stubbe, Aaron Gornott, Johannes Zink
Deutsches Elektronen-Synchrotron DESY

2019-10-17

ARD ST3 2019

> **GigE Vision** = protocol to transmit camera video over Ethernet
> implementation in **FPGA** → high-throughput, deterministic

Certification process

plugfest →
  our implementation now certified

Come hear the stories from the plugfest!

10 GigE Vision

based on 10 Gigabit Ethernet →
        10 times higher throughput

Two cameras with 10GigE Vision interface:

	FLIR Oryx 10GigE[4]	JAI SW-4000T-10GE[5]
Frame rate [FPS]	162	97000
Resolution [px]	2448 x 2048	4096 x 1
Bit depth [bit]	12	10
Total througput [Mbit]	9746*	9535**

Signal integrity on our platforms:


First tests successful, more work to do
(wider datapath).

New HW platform

Already supported:

> DAMC-TCK7 (Kintex 7)
> Xilinx KCU105 eval kit (Kintex US)
> NAMC-ZYNQ-FMC (Zynq 7000)

New:

> **Struck SIS8160**

High memory throughput:

10 GigE Vision

based on 10 Gigabit Ethernet →
10 times higher throughput

Two cameras with 10GigE Vision interface:

	FLIR Oryx 10GigE[4]	JAI SW-4000T-10GE[5]
Frame rate [FPS]	162	97000
Resolution [px]	2448 x 2048	4096 x 1
Bit depth [bit]	12	10
Total througput [Mbit]	9746*	9535**

Signal integrity on our platforms:

First tests successful, more work to do
(wider datapath).

New HW platform

Already supported:

> DAMC-TCK7 (Kintex 7)

> Xilinx KCU105 eval kit (Kintex US)

> NAMC-ZYNQ-FMC (Zynq 7000)

New:

> **Struck SIS8160**

High memory throughput:

Come see the poster!