

Development of an FMC+ carrier in MicroTCA.



Michael Fenner, Simone Farina, Jan Marjanovic, Johannes Zink, Stanislav Chystiakov

Deutsches Elektronen-Synchrotron DESY

2019-10-17

ARD ST3 2019




HELMHOLTZ
RESEARCH FOR GRAND CHALLENGES




Standards:

- MicroTCA
- MicroTCA.4 (Zone 3)
- FMC
- FMC+
- Communication protocols
(PCIe, 10/40G Eth)




Block diagram

The board is based around Xilinx Zynq UltraScale+ MPSoC



Block diagram

The board is based around Xilinx Zynq UltraScale+ MPSoC



Come see the poster!



two DFMC-DSx00 mezzanines

Two IP cores to communicate with ADCs and other peripherals, DMA system

