# Development of an FMC+ carrier in MicroTCA.



Michael Fenner, Simone Farina, <u>Jan Marjanovic</u>, <u>Johannes Zink</u>, <u>Stanislav Chystiakov</u> Deutsches Elektronen-Synchrotron DESY 2019-10-17

#### **ARD ST3 2019**









#### An FMC+ carrier in MicroTCA


#### Standards:

- > MicroTCA
- > MicroTCA.4 (Zone 3)
- > FMC
- > FMC+
- Communication protocols (PCIe, 10/40G Eth)




## **Block diagram**

### The board is based around Xilinx Zynq UltraScale+ MPSoC



## **Block diagram**


#### The board is based around Xilinx Zynq UltraScale+ MPSoC



# **FPGA projects**

### **Reference Design**

Contains support for all peripheral components (PCIe, DDR4, ...)



# **FPGA projects**

#### two DFMC-DSx00 mezzanines

Two IP cores to communicate with ADCs and other peripherals, DMA system



