

#### Machine Learning with FPGAs for Trigger and Detector Systems

Vladimir Lončar (CERN)



on behalf of the FastML team fastmachinelearning.org

13th Terascale Detector Workshop (6-8 April 2021)

#### The Big Data of Large Hadron Collider (LHC)

LHC proton beams collide at a frequency of 40 MHz, producing data rates of O(100 TB/s)

"Triggering" - Filter events to reduce data rates to manageable levels

- Very strict latency constraints! O(1µs)



#### How do we process data?



**Challenge: strict latency constraints!** 

### L1 trigger hardware

We need fast processing of raw data O(µs)

 Not possible to use common hardware, such as Intel CPUs, nor common operating systems

Must be flexible and modular to support reconfiguration and upgrade/maintenance of modules

→ Field-programmable gate arrays (FPGAs)





### **Detector upgrades for HL-LHC**

Event size will have to be **10x** larger

We will have to take data at 5x the current rate

With increased beam intensity physics quality degrades, especially with L1 algo gets worse

Flat budget for computing resources → Current data processing paradigms will not be sustainable!

Can deep learning be a way out?



5

# Bring DL to FPGA for L1 trigger with high-level synthesis for machine learning

hls4ml - A user-friendly tool that enables fast inference on edge devices

- Dedicated optimization for each network O(µs) inference
- Automatic firmware generation workflow
- Commonly FPGAs, but with expanding hardware support

**Input**: pre-trained models from popular deep learning tools - Keras, TensorFlow, PyTorch, ONNX

**Output**: C++/HLS optimized for the target hardware architecture

https://fastmachinelearning.org/hls4ml/

hls

### hls4ml pipeline



#### **Features**

Supported architectures:

- Deep Neural Networks (DNNs)
  - Zero-suppressed weights arxiv:1804.06913
- Quantization
  - Binary/Ternary layers (computation without using DSPs) arxiv:2003.06308
  - Google QKeras integration arxiv:2006.10159
- Convolutional Neural Networks (CNNs) arxiv:2101.05108
- Graph NNs GarNet architecture arxiv:2008.03601
- Recurrent Neural Networks (RNNs)
- PyTorch quantization with Xilinx Brevitas arxiv:2102.11289
- New hardware platforms
  - Intel FPGA Quartus
  - ASICs Catapult arxiv:2103.05579
  - Intel x86/Xe oneAPI



#### **Efficient implementations of NNs with HLS**

Meeting latency constraints

- FPGAs rarely operate at over 500 MHz
- Typically in 200-400 MHz range
- For practical reasons, at L1 trigger we target the frequency of multiple of 40 Mhz
  - Usually we have O(10) cycles to complete the entire algorithm!

Algorithm design:

- Exploit parallelism as much as possible (unrolling)
- Remove branching as much as possible
- Store all weights in registers of an FPGA distinguishing feature!
  - Limited by the amount of resources, has heavy impact on model design

#### **Low-latency matrix multiplication on FPGAs**

NN inference  $\rightarrow$  matrix multiplication



Est. latency: **3 cycles** (multiplication + addition + lookup)



### Fast convolutional neural networks

Direct implementation of convolution is a bad fit for HLS

$$\boldsymbol{Y}[v, u, n] = \boldsymbol{\beta}[n] + \sum_{c=1}^{C} \sum_{j=1}^{J} \sum_{k=1}^{K} \boldsymbol{X}[v+j, u+k, c] \boldsymbol{W}[j, k, c, n]$$

- Six nested loops, results in long latency

Convolution via matrix multiplication (*im2col*)

- Build an input matrix and multiply it with weight matrix
- Sequential approach:
  - Collect pixels from input image into an internal buffer until we can compute one output
  - Accommodate fast and predictable streaming by eliminating all branches and corner case checks
  - Encode all operations into high-level convolution-specific instructions



#### → arxiv:2101.05108

#### Making the model smaller

Exploiting FPGA hardware is key to achieving performance goals

- Parallelization (reuse): Control the inference latency versus utilization of device's resources
- **Pruning**: Remove the connections that play a small role in the final decisions
- Quantization: Reduce the number of bits used to represent numbers



ap fixed<width, integer>

#### **Parallelization**

Exposed to the user via "reuse factor"

- A handle to control resource usage and latency
- Can be specified per-layer
- Reuse = 1: Fully unroll everything
  - Fastest, most resource intensive

**Reuse > 1**: reuse one DSP for several operations

- Increases latency, but uses less resources



### **Pruning / Compression**

Pruned (zero-valued) weight removes multiplication

- Key optimization, possible only on FPGAs

Applied **during training**, where sparsity is gradually introduced to remove the smallest magnitude weights

- E.g., with Tensorflow model optimization toolkit (TFMOT)



#### Quantization

**QKeras**: Library for training quantization-aware Keras models - <u>arxiv:2006.10159</u>

- Simple drop-in replacement of Keras layers
- Heterogenous quantization (per layer)
  - Automatic quantization through Bayesian optimization (AutoQ)
- Numerous quantizers available
- Fully supported in his4ml
  - Special case for binary/ternary

arxiv:2003.06308



#### **Evaluation of model optimization techniques**

Street-view house numbers dataset (SVHN) - "A tougher MNIST"

- 32x32x3 images



Model architecture (obtained through Bayesian optimization with Keras Tuner and AutoQ):



### **Model performance**

#### **Baseline models**

- Full 32-bit precision (BF)
- Full 32-bit precision, pruned (BP)
  - 50% sparsity
  - Polynomial decay

#### QKeras models

- Quantized (Q)
  - Binary (1-bit)
  - Ternary (2-bit)
  - Quantized to 3-16 bits
- Pruned (QP)
  - 50% sparsity



#### **Model performance on an FPGA**

Using Xilinx Virtex UltraScale+ VU9P series FPGA

- Target device for CMS L1 trigger upgrade

200MHz clock

Table 3: Accuracy, resource consumption and latency for the Baseline Full (BF) and Baseline Pruned (BP) models quantized to a bit width of 14, the QKERAS (Q) and QKERAS Pruned (QP) models quantized to a bit width of 7 and the heterogeneously quantized AutoQ (AQ) and AutoQ Pruned (AQP) models. The numbers in parentheses correspond to the total amount of resources used.

Model	Accuracy	DSP [%]	LUT [%]	FF [%]	BRAM [%]	Latency [cc]	II [cc]
BF 14-bit	0.87	93.23 (6377)	19.36 (228823)	3.40 (80278)	3.08 (66.5)	1035	1030
BP 14-bit	0.92	48.85 (3341)	12.27 (145089)	2.77 (65482)	3.08 (66.5)	1035	1030
Q 7-bit	0.93	2.56 (175)	12.77 (150981)	1.51 (35628)	3.10 (67.0)	1034	1029
QP 7-bit	0.93	2.54 (174)	9.40 (111152)	1.38 (32554)	3.10 (67.0)	1035	1030
AQ	0.85	1.05 (72)	4.06 (48027)	0.64 (15242)	1.5 (32.5)	1059	1029
AQP	0.88	1.02 (70)	3.28 (38795)	0.63 (14802)	1.4 (30.5)	1059	1029

New trigger algorithms with hls4ml

- Replace standard cut-based algorithms
  - Better signal efficiency with NN!





→ CMS Phase-2 L1 trigger upgrade TDR

New trigger algorithms with hls4ml

- Replace standard cut-based algorithms
  - Better signal efficiency with NN!
- Improve physics objects reconstruction (muons, taus, jets)
  - 2.5x rate reduction!





New trigger algorithms with hls4ml

- Replace standard cut-based algorithms
  - Better signal efficiency with NN!
- Improve physics objects reconstruction (muons, taus, jets)
  - 2.5x rate reduction!
- Develop new strategies like anomaly detection with autoencoders for signal-agnostic triggering



New trigger algorithms with hls4ml

- Replace standard cut-based algorithms
  - Better signal efficiency with NN!
- Improve physics objects reconstruction (muons, taus, jets)
  - 2.5x rate reduction!
- Develop new strategies like anomaly detection with autoencoders for signal-agnostic triggering
- Custom NNs @ L1
  - Calorimeter clusters classification arxiv:2008:03601
  - Charged particles track reconstruction arxiv:2012:01563





#### □ CMS Phase-2 L1 trigger upgrade TDR



**hls4ml** - software package for translation of trained neural networks into synthesizable FPGA firmware

- Tunable resource usage latency/throughput
- Fast inference times, O(1µs) latency

Currently being extended to multiple hardware architectures and new neural networks

Many applications in science

More information:

- Website: https://hls-fpga-machine-learning.github.io/hls4ml/
- Code: <u>https://github.com/hls-fpga-machine-learning/hls4ml</u>
- Tutorial: http://cern.ch/ssummers/hls4ml-tutorial

