

# **FPGA developments** in MicroTCA.

Jan Marjanovic (DESY), Sven Stubbe (DESY)

2019-10-06

at MTCA workshop at ICALEPCS 2019





# TRANSFER MTCA TO RESEARCH AND INDUSTRY

- Custom developments (HW, FW, SW)
- ► High-end test & measurement services
- System configuration & integration
- LLRF design

Marketing. Services & Support. Tech-Shop.





https://techlab.desy.de/partners/index\_eng.html

BEVATECH	Bevatech GmbH		CAEN ELS s.r.l.
elspec group	el-spec GmbH	EMCOMO EMCOMO	EMCOMO Solutions AG
and the second s	N.A.T. GmbH	Schroff	nVent Schroff
powerBridge <sup>Computer</sup>	powerBridge GmbH	ROHDE&SCHWARZ	Rohde & Schwarz
TELEDYNE SP DEVICES Everywhereyoulook <sup>*</sup>	Teledyne SP Devices	struck innovative systeme	Struck Innovative Systeme GmbH
vadatech	VadaTech	Wie Net Retroits	WIENER Power Electronics GmbH





- Backplane from FPGA perspective
- FPGA boards in MicroTCA
- Data transfer in MicroTCA
  - PCI Express
  - Between FPGA and ARM in Zynq MPSoC











# **Backlane from FPGA perspective**

#### Management

- Mostly invisible to FPGA
- E-keying for Zone 3 and backplane links
- Possibility for out-of-band firmware update

## Gigabit Ethernet

- Useful for CPU boards and Systems on a Chip (e.g. Zynq)
- PCI Express
  - Most widely used protocol in experimental physics
- P2P links
  - Transceivers directly between FPGAs, non-switched fabric
- MLVDS
- Clocks
- JTAG
  - Useful for debugging large or non-accessible systems



# DMMC-STAMP

		011	ũ	 ~			
				?		Ľ	×
ø	$  \rangle   \gg   $						¢

Hardware	? _ 🗆 🖒 ×
$Q \mid \Xi \mid \Leftrightarrow \mid \wp \mid \models \mid \gg \mid \equiv \mid$	0
Name	Status
<ul> <li>Iocalhost (2)</li> </ul>	Connected
xilinx_tcf/Xilinx/mch100190.tech.lab:2544 (0)	Closed
v Image: willing_tcf/Xilling/mch100190.tech.lab:2545 (1)	Open
<ul> <li></li></ul>	Programmed
3 SysMon (System Monitor)	
<ul> <li>IBERT (u_ibert_gth_core)</li> </ul>	
V No Quad_226 (5)	
COMMON_X0Y2	Opli0 Locked
P⊲ MGT_X0Y8	No Link
P⊲ MGT_X0Y9	No Link
P⊲ MGT_X0Y10	No Link
P⊲ MGT_X0Y11	10.312 Gbps

### JTAG over MCH (JSM) from Vivado





A lot of boards available on the market are based around an FPGA. Vendors usually provide Board Support Packages and reference designs for their boards



![](_page_6_Picture_3.jpeg)

A lot of boards available on the market are based around an FPGA. Vendors usually provide Board Support Packages and reference designs for their boards

#### Struck SIS8300-KU

10-channel digitizer, Xilinx Kintex UltraScale

![](_page_7_Picture_4.jpeg)

![](_page_7_Picture_5.jpeg)

![](_page_7_Picture_6.jpeg)

A lot of boards available on the market are based around an FPGA. Vendors usually provide Board Support Packages and reference designs for their boards

#### Struck SIS8300-KU

10-channel digitizer, Xilinx Kintex UltraScale

![](_page_8_Picture_4.jpeg)

TECHNOLOGY LAB

MICROTCA HELMHOLTZ

RESEARCH FOR GRAND CHALLENG

FMC carrier, Xilinx Kintex UltraScale

A lot of boards available on the market are based around an FPGA. Vendors usually provide Board Support Packages and reference designs for their boards

#### Struck SIS8300-KU

10-channel digitizer, Xilinx Kintex UltraScale

![](_page_9_Picture_5.jpeg)

FMC carrier, Xilinx Kintex UltraScale

FMC+ carrier, Xilinx Zynq UltraScale+ MPSoC

![](_page_9_Picture_8.jpeg)

### **Reference designs for our boards**

**DAMC-TCK7**: Vivado project including support for PCIe, DDR3, clock configuration, IBERT on SFP+ and UDP/IPv4 beacon on AMC port 0; available under permissive license (3-clause BSD)

Available on our GitHub page: https://github.com/MicroTCA-Tech-Lab

![](_page_10_Picture_4.jpeg)

![](_page_10_Picture_5.jpeg)

# Data transfer in MicroTCA

![](_page_11_Picture_2.jpeg)

There are several options to move the data between the boards in MicroTCA and out of the MicroTCA crate. Some of the most commonly used options are:

- PCI Express to a CPU
- from FPGA-side to Zynq, Zynq runs data server
- 10/40G Ethernet
- Serial Rapid IO

![](_page_12_Picture_7.jpeg)

PCI Express is high-speed protocol for PC extension cards. Different form-factors are also available. Link out of 1, 2, 4, 8 or 16 lanes, lane rate 2.5 GT/s, 5.0 GT/s, 8.0 GT/s and 16.0 GT/s.

PCI Express link is composed from several layers, each responsible for a dedicated task.

![](_page_13_Figure_4.jpeg)

\* real PCIe link in MicroTCA system includes a PCIe switch in MicroTCA Carrier Hub (MCH)

![](_page_13_Picture_6.jpeg)

When using modern FPGAs, the lower two layers of the protocol are already implemented in silicon (so called hard IP):

![](_page_14_Figure_3.jpeg)

![](_page_14_Picture_4.jpeg)

### **PCI Express**

Recently (a couple of years ago) Xilinx has started offering DMA Subsystem for PCI Express which implements the entire stack:

![](_page_15_Figure_3.jpeg)

![](_page_15_Picture_4.jpeg)

### **PCI Express**

A minimal system (PCI Express + memory controller for DDR3/4) with such an IP looks something like this:

![](_page_16_Figure_3.jpeg)

![](_page_16_Picture_4.jpeg)

The performance of the DMA (and the entire system) is evaluated by transferring large quantities of data between CPU board and FPGA board.

![](_page_17_Figure_3.jpeg)

![](_page_17_Picture_4.jpeg)

Both CPU and the boards with xdma are running PCI Express links at 8.0 GT/s, x4.

N.A.T. MCH presents the information about the link in several ways, here is a relevant page from the Web Interface:

PCIe Link Status Menu									
	AMC1	AMC2	AMC3	AMC4	AMC5	AMC6	AMC7	AMC8	AMC9
	47	47	47	47	47	47	47	47	47
	x4	x4	-	-	-	-	-	x4	-
Link Speed	8 GT/s	2.5 GT/s	-	-	-	-	-	8 GT/s	-

![](_page_18_Picture_5.jpeg)

Eye-diagrams show us the quality of the physical link. Using the "In-system IBERT" option in xdma one can observe the quality of the links at the FPGA receivers.

5.0 GT/s with Struck SIS8300KU in nVent Schroff 7-slot (cube) crate:

![](_page_19_Figure_4.jpeg)

![](_page_19_Figure_5.jpeg)

![](_page_19_Figure_6.jpeg)

![](_page_19_Figure_7.jpeg)

![](_page_19_Picture_8.jpeg)

![](_page_20_Figure_2.jpeg)

#### 8.0 GT/s with Struck SIS8160 in nVent Schroff 12-slot (9U) crate:

![](_page_20_Figure_4.jpeg)

![](_page_20_Figure_5.jpeg)

![](_page_20_Figure_6.jpeg)

MICROTCA HELMHOLTZ

RESEARCH FOR GRAND CHALLENGES

**TECHNOLOGY LAB** 

The eyes are still open - link can reliably operate at 8.0 GT/s (i.e. full PCIe gen 3 speed).

Transferring 1 GB from on-board DDR4 over PCIe (8.0 GTs/, x4) to CPU memory. For SIS8160 the data is transferred from two memory banks at the same time. (theoretical maximum = 4 \* 1 GB/s \* 128/130 \* 256/(256+12) = 3762 MB/s)

![](_page_21_Figure_3.jpeg)

![](_page_21_Picture_4.jpeg)

Transferring 1 GB from CPU memory over PCIe (8.0 GTs/, x4) to on-board DDR4. For SIS8160 the data is transferred to two memory banks at the same time. (theoretical maximum = 4 \* 1 GB/s \* 128/130 \* 256/(256+12) = 3762 MB/s)

![](_page_22_Figure_3.jpeg)

![](_page_22_Picture_4.jpeg)

The data is captured by the FPGA part (e.g. from ADCs) and we want to transfer the data to CPU side - either for post-elaboration or to provide the data through a data server (e.g. EPICS IOC).

Schematic diagram of DAMC-FMC2ZUP:

![](_page_23_Figure_4.jpeg)

We have prepared an FPGA project, which instantiates High-Performance Traffic Generator (emulates 8 ch ADC with 12 bits, running at 800 MSPS) and connected it to a bank of DMAs.

![](_page_24_Figure_3.jpeg)

![](_page_25_Picture_0.jpeg)

SEARCH FOR GRAND CHALLENGES

With such an architecture we can achieve relatively high throughput - the bottleneck is then transferring the data out of Zynq.

![](_page_25_Figure_3.jpeg)

from J. Marjanovic: Zynq MPSoC DDR4 Performance Report, internal

There are 4 PL to PS interfaces in Xilinx Zynq MPSoC, and they are connected to 3 ports on DDR4 memory controller. It can be observed that the two PS to PL interfaces connected together are slower than the other two.

Bus utilization on all 4 PL to PS interfaces:

Waveform - hw_ila_1					? _ [
Q   <b>+</b>   <b>-</b>   <b>b</b>   <b>&gt;</b>	» 📕 📴 🍳 🛠 i	$ \mathbf{A}  \mid \mathbf{M} $	•   +F   H-I		
ILA Status: Idle					14,354
Name	Value	2,000	4,000 6,000 1	8,000  10,000  12,000	1 <sup>14</sup> .000
> Slot_4 : axi : Interface	-				
> 🛋 slot_0 : high : Interface	-		<u>1120   11   12   21   12   12   12   12 </u>		
> slot_1: high: Interface	-			Active	
slot_2: high: Interface	-			Active Active	
	< >	dated at: 2019-Apr-30 15:30	: 25		

from J. Marjanovic: Zynq MPSoC DDR4 Performance Report, internal

![](_page_26_Picture_6.jpeg)

# Conclusion

![](_page_27_Picture_2.jpeg)

### Conclusion

- FPGAs are widely used in MicroTCA due to their versatility
- ▶ Reference designs and BSPs are provided by vendors and research institutes
- PCIe is most-commonly used protocol to communicate between FPGA and CPU in MicroTCA
- Zynq MPSoC provides different possibility for system architecture
- MicroTCA is a modular platform, offering virtually limitless solutions for any data acquisiton (DAQ) and digital-signal processing (DSP) system

![](_page_28_Picture_7.jpeg)

# Thank you

![](_page_29_Figure_2.jpeg)

#### https://techlab.desy.de

Deutsches Elektronen-Synchrotron DESY A Research Centre of the Helmholtz Association Notkestr. 85, 22607 Hamburg, Germany

![](_page_29_Picture_5.jpeg)

# **Backup slides**

![](_page_30_Picture_2.jpeg)

This is how the Xilinx DMA Subsystem for PCI Express looks in Vivado:

![](_page_31_Figure_3.jpeg)

![](_page_31_Picture_4.jpeg)

On the other side (towards the user space), Xilinx DMA driver provides several char devices: c2h

![](_page_32_Figure_3.jpeg)

![](_page_32_Picture_4.jpeg)

#### Measurement setup

![](_page_33_Figure_2.jpeg)