Digitizers for Big Physics

Kacper Matuszynski Sales Engineer Europe





The 9th MicroTCA Workshop for Industry and Research



AGENDA

- ✤ About Us
- Technology
- Products in MTCA.4
- Developments



- Innovative supplier
 - Spin-off from Linköping University, Sweden (2004)
 - Research since 1998 with 65 active patents
- Skilled team
 - More than 80% are holding a PhD or MSc engineering degree
 - 60% of our employees work in R&D
- Production capacity with the highest standards
 - ISO 9001:2015, ISO 14001:2004, IPC-A-610
 - High-volume capacity



==

- Innovative supplier
 - Spin-off from Linköping University, Sweden (2004)
 - Research since 1998 with 65 active patents
- Skilled team
 - More than 80% are holding a PhD or MSc engineering degree
 - 60% of our employees work in R&D
- Production capacity with the highest standards
 - ISO 9001:2015, ISO 14001:2004, IPC-A-610
 - High-volume capacity



1st Dec 2020



- Innovative supplier
 - Spin-off from Linköping University, Sweden (2004)
 - Research since 1998 with 65 active patents
- Skilled team



- More than 80% are holding a PhD or MSc engineering degree
- 60% of our employees work in R&D
- Production capacity with the highest standards
 - ISO 9001:2015, ISO 14001:2004, IPC-A-610
 - High-volume capacity



- Innovative supplier
 - Spin-off from Linköping University, Sweden (2004)
 - Research since 1998 with 65 active patents
- Skilled team
 - More than 80% are holding a PhD or MSc engineering degree
 - 60% of our employees work in R&D
- Production capacity with the highest standards
 - ISO 9001:2015, ISO 14001:2004, IPC-A-610
 - High-volume capacity





- High-Speed Digitizers
 - Portfolio reaching 10GSPS at 14bit
 - High-precision trigger (resolution:50ps; jitter:25ps)
 - Multi-channel synchronization support
 - 52ns re-arm time
- Signal Processing
 - Core IP: Interleaving and Digital Base Stabilization
 - Selection of application-specific Firmware packages
 - Open FPGA
- Software Development Kit
 - Digitizer Studio

where**vou**looł

Rich example code documentation

High-Speed Digitizers

- Portfolio reaching 10GSPS at 14bit
- High-precision trigger (resolution:50ps; jitter:25ps)
- Multi-channel synchronization support
- 52ns re-arm time
- Signal Processing
 - Core IP: Interleaving and Digital Base Stabilization
 - Selection of application-specific Firmware packages
 - Open FPGA
- Software Development Kit
 - Digitizer Studio

where**vou**lool

Rich example code documentation




- High-Speed Digitizers
 - Portfolio reaching 10GSPS at 14bit
 - High-precision trigger (resolution:50ps; jitter:25ps)
 - Multi-channel synchronization support
 - 52ns re-arm time

Signal Processing

- Core IP: Interleaving and Digital Base Stabilization
- Selection of application-specific Firmware packages
- Open FPGA
- Software Development Kit
 - Digitizer Studio

here**vou**lool

Rich example code documentation



40.00

- High-Speed Digitizers
 - Portfolio reaching 10GSPS at 14bit
 - High-precision trigger (resolution:50ps; jitter:25ps)
 - Multi-channel synchronization support
 - 52ns re-arm time
- Signal Processing
 - Core IP: Interleaving and Digital Base Stabilization
 - Selection of application-specific Firmware packages
 - Open FPGA
- Software Development Kit
 - Digitizer Studio
 - Rich example code documentation



- ADQ412
 - 2 / 4 channels
 - 4 / 2 GSPS
 - 12-bit resolution

- ADQ7
 - 2 / 1 channels
 - 5 / 10 GSPS
 - 14-bit resolution



- ADQ14
 - 2 / 4 channels
 - 2 / 1 GSPS
 - 14-bit resolution

- ADQ8
 - 8 channels
 - 1 GSPS
 - 10-bit resolution





1st Dec 2020

- ADQ412
 - 2 / 4 channels
 - 4 / 2 GSPS
 - AC-coupled
 - BW 1.3 GHz

- ADQ7
 - 2 / 1 channels
 - 5 / 10 GSPS
 - DC-coupled
 - BW 3 GHz



- ADQ14
 - 2 / 4 channels
 - 2 / 1 GSPS
 - DC-coupled
 - BW 1.2 GHz

- ADQ8
 - 8 channels
 - 1 GSPS
 - DC-coupled
 - BW 500 MHz





- ADQ412
 - 2 / 4 channels
 - 4 / 2 GSPS
 - 1 GByte DRAM
 - Xilinx Virtex-6

- ADQ7
 - 2 / 1 channels
 - 5 / 10 GSPS
 - 4 GByte DRAM
 - Kintex Ultrascale XCKU085



- ADQ14
 - 2 / 4 channels
 - 2 / 1 GSPS
 - 2 GByte DRAM
 - Xilinx Kintex7 325T

- ADQ8
 - 8 channels
 - 1 GSPS
 - 1 GByte DRAM
 - Xilinx Kintex7 325T






- ADQ412
 - 2 / 4 channels
 - 4 / 2 GSPS
 - AC-coupled
 - Flexible configuration
- ADQ7
 - 5 / 10 GSPS
 - 4 GByte DRAM
 - Kintex Ultrascale XCKU085
 - Maximum performance on few channels



- ADQ14
 - 2 / 1 GSPS
 - 2 GByte DRAM
 - Xilinx Kintex7 325T
 - Large arrays of high-performance measurement
- ADQ8
 - 8 channels
 - 1 GSPS
 - Multi-board synchronization targeting single shot installations










6

Developments – Sampling Switching

- The benefit of switchable sampling rate re-use of existing equipment
- Adapted to phases of the project/experiment
 - proof of concept, prototype, final experiment)




Initial tests 4 channels @ 2.5GSPS

verywhere**you**look

More channels 8 channels @ 2.5GSPS Upgrade of performance 8 channels @ 5 GSPS

Developments – Open FPGA





Developments – Open FPGA - New Trigger Logic



Everywhere**you**look

- Trigger Logic
- Intended for advanced conditions
- New applications still to be explored
- i.e. coincidence detection

9


Developments – Support for industry standards

White Rabbit 🦉

Ethernet-based time distribution network with picosecond precision


Supported features (on example of ADQ7)

- Clock reference distribution
- Time stamp distribution
- Software Support for 3rd Party WR devices





- Experimental Physics and Industrial Control System – standardized control interface
- Abstracts away device specific protocols
- Supports initially EPICS CODAC Installation
- In collaboration with Cosylab






Developments – Support for industry standards

White Rabbit 🎇


 Ethernet-based time distribution network with picosecond precision



Histogram of offset between digitizers



- Experimental Physics and Industrial Control System – standardized control interface
- Abstracts away device specific protocols
- Supports initially EPICS CODAC Installation
- In collaboration with Cosylab



Developments – Support for Vivado HLS

- Developing algorithm in high level programming language
 - C, C++, SystemC, OpenCL kernel
- Support for Vivado's High Level Synthesis
 - Synthesis to Verilog & VHDL







THANK YOU

Kacper Matuszynski Sales Engineer Europe Digitizers for Big Physics and Research Kacper.Matuszynski@Teledyne.com +49 1514 435 7150



The 9th MicroTCA Workshop for Industry and Research

