The Caribou Readout System for Pixel Detectors



Fortnightly SiDet R&D Meeting
24 March 2021

Tomas Vanat
DESY

tomas.vanat@desy.de

Motivation

- A similar concept of readout, control and power is used in most silicon pixel detectors
  - Differs in voltage levels, number of channels (data/voltage) or protocol
- A new detector-specific DAQ system is usually developed for each new detector (or an existing one is modified)
  - Time-consuming process of HW/FW/SW development
  - No innovative functionality
- A versatile DAQ system can speed-up development
  - Common HW and SW core and interface
  - For detector development and tests

Caribou

- Open source hardware, firmware and software for laboratory and high-rate beam tests
- Maintained by collective effort of developers from:
  - Brookhaven National Lab
  - CERN
  - DESY
- Minimizes device integration effort
  - Reduces time to get first data from a new detector



Caribou hardware architecture

- SoC board (e.g. Xilinx ZC706)
  - An embedded CPU runs DAQ and control software
  - An FPGA runs custom hardware blocks for data processing and detector control
- Control and Readout (CaR) interface board
  - Provides physical interface from the SoC to the detector chip
  - CaR – SoC connection extendable by a cable (3 m tested)
- Application-specific detector carrier board
  - Detector chip and passive components only



FPGA/SoC board

- Xilinx ZC706 (**Zynq-7000 SoC**) is currently supported
- Embedded ARM CPU:
  - Runs a Yocto-based **Linux**
  - Standalone machine **connected via Ethernet**
  - Remote **SSH** connection available
  - Runs **DAQ software** (“Peary”)
  - Can run **data analysis** (quality monitoring) locally
  - Data can be stored locally (SD card, disk) or sent over network (NFS, EUDAQ, …)
- FPGA fabric:
  - Runs lower layers of communication protocols
  - Can (pre)process data in hardware



Control and Readout (CaR) board

Power	• 8 adjustable **power supplies** with monitoring • external **HV input**
Analog I/O	• 8 inputs to **12-bit ADC**, 50 kSamples/s • 16 inputs to **14-bit ADC**, 65 MSamples/s • 4 programmable **injection pulsers** • 32 adjustable **voltage references** • 8 adjustable **current references**
Digital I/O	• 8 full-duplex **high-speed links** (0.8-12 Gb/s) • 17 bidirectional **LVDS links** (<1.1 Gb/s) • 10/14 **output/input links**, adjustable level • **TLU** interface
Clocking	• Programmable low-jitter **clock generator** with **external** (TLU) **reference**
Interface	• **FMC** interface to FPGA board • 320-pin SEARAY interface to detector chip



Detector carrier board (chip board)

- Detector specific
  - The **only** physical **hardware** to be made **for a new detector**
  - Passive and detector-specific components only
- Selection of already supported detectors and chipboards:



CLICTD



C3PD
CLICpix2



ATLASPix



ATLASPix2



H35Demo
FEI4

Caribou hardware architecture schematic



Caribou FPGA Firmware

- An **interface** between CPU (SW) and a detector (HW)
- User needs to create or adjust detector-specific modules
  - Data transfer
  - Detector control
- Modules are connected to the processing system through an AXI bus



Caribou software – Linux

- **Custom** Yocto-based **Linux** distribution
- **OpenEmbedded** build system
- Using **Yocto** reference embedded distribution (called **Poky**)
  - Adding some **standard Linux packages** (ssh, python, git, NTP etc.)
  - Using community-developed **layer for Xilinx**
  - ZC706 (meta-xilinx)
  - Adding **custom layers** with own software and recipes to **build** an **SD card image** (meta-caribou)
- OS boots from SD card
  - One boot partition with bitsream and boot configuration (e.g. MAC address)
  - Second partition with Linux root filesystem



Caribou software – DAQ

- DAQ **software framework for Caribou** (Peary):
  - Hardware Abstraction Layer (HAL)
    - **Interface** between SW and HW
    - Allows **handling peripherals** as objects in C++
  - Functions to control CaR board
    - Set/measure voltages, capture ADC, …
  - Device management
    - Multiple devices/detectors in parallel
  - Command line interface (CLI)
  - Client interface for integration with a superior DAQ
    - EUDAQ producer is implemented
  - Compatible with 32-bit and 64-bit systems





How to implement a new detector

- Hardware:
  - Design and produce a **chipboard** – route chip signals to suitable pins on CaR connector
- FPGA firmware:
  - Create or modify **FW blocks**:
    - to handle the control signals for the detector
    - to receive detector data and push it to FIFO
- Software (Peary):
  - Define **mapping** of:
    - Generic names of **CaR board peripherals** to detector-friendly names (`Vout_3 → VThrPix`)
    - Addresses of your **detector-specific registers** in FPGA to variable/object names
  - Create a module with **detector-specific functions** (`configure`, `startDAQ`, …)

The complete lab setup



Testbeam setup

- CLIC Telescope in North Area (SPS, CERN)







Testbeam setup

- EUDET Telescope at DESY II
  - Integrated with EUDAQ





Future plans

- The next generation of the Caribou platform is currently being design using Enclustra Mercury+ XU1 SOM at BNL
- Lower cost for users than current platform
  - From 3000€ to under 1500-2000€
- Increased IO performance, RAM capability
- Increased computing resources
  - 64bit CPU, Display and HDD support
- Multiple pin-compatible SoC modules exists,
  - Users can select one according to a project needs



Caribou summary

- Caribou is a versatile DAQ system for silicon pixel detectors
- Open source, Linux-based
- Standalone – no additional PC with a special software required
- Can run online data analysis locally
- Aimed for prototyping – laboratory and beam tests
- Focused on fast and simple implementation of a new detector
- New users and developers are welcome
- https://gitlab.cern.ch/Caribou