



Motivation


- A similar concept of readout, control and power is used in most silicon pixel detectors
 - Differs in voltage levels, number of channels (data/voltage) or protocol
- A new detector-specific DAQ system is usually developed for each new detector (or an existing one is modified)
 - Time-consuming process of HW/FW/SW development
 - No innovative functionality
- A versatile DAQ system can speed-up development
 - Common HW and SW core and interface
 - For detector development and tests



Caribou


- Open source hardware, firmware and software for laboratory and high-rate beam tests
- Maintained by collective effort of developers from:
 - Brookhaven National Lab
 - CERN
 - DESY
- Minimizes device integration effort
 - Reduces time to get first data from a new detector





Caribou hardware architecture


- SoC board (e.g. Xilinx ZC706)
 - An embedded CPU runs DAQ and control software
 - An FPGA runs custom hardware blocks for data processing and detector control
- Control and Readout (CaR) interface board
 - Provides physical interface from the SoC to the detector chip
 - CaR SoC connection extendable by a cable (3 m tested)
- Application-specific detector carrier board
 - Detector chip and passive components only



FPGA/SoC board


- Xilinx ZC706 (Zynq-7000 SoC) is currently supported
- Embedded ARM CPU:
 - Runs a Yocto-based Linux
 - Standalone machine connected via Ethernet
 - Remote **SSH** connection available
 - Runs **DAQ software** ("Peary")
 - Can run **data analysis** (quality monitoring) locally
 - Data can be stored locally (SD card, disk) or sent over network (NFS, EUDAQ, ...)
- FPGA fabric:
 - Runs lower layers of communication protocols
 - Can (pre)process data in hardware






Control and Readout (CaR) board


Power	 8 adjustable power supplies with monitoring external HV input
Analog I/O	 8 inputs to 12-bit ADC, 50 kSamples/s 16 inputs to 14-bit ADC, 65 MSamples/s 4 programmable injection pulsers 32 adjustable voltage references 8 adjustable current references
Digital I/O	 8 full-duplex high-speed links (0.8-12 Gb/s) 17 bidirectional LVDS links (<1.1 Gb/s) 10/14 output/input links, adjustable level TLU interface
Clocking	 Programmable low-jitter clock generator with external (TLU) reference
Interface	 FMC interface to FPGA board 320-pin SEARAY interface to detector chip





Detector carrier board (chip board)


- Detector specific
 - The only physical hardware to be made for a new detector
 - Passive and detector-specific components only
- Selection of already supported detectors and chipboards:




CLICTD


















Caribou hardware architecture schematic






Caribou FPGA Firmware

- An interface between CPU (SW) and a detector (HW)
- User needs to create or adjust detector-specific modules
 - Data transfer
 - Detector control
- Modules are connected to the processing system through an AXI bus





Caribou software – Linux

- Custom Yocto-based Linux distribution
- **OpenEmbedded** build system





- Using Yocto reference embedded distribution (called Poky)
 - Adding some standard Linux packages (ssh, python, git, NTP etc.)
 - Using community-developed layer for Xilinx
 - ZC706 (meta-xilinx)
 - Adding **custom layers** with own software and recipes to **build** an **SD card image** (meta-caribou)
- OS boots from SD card
 - One boot partition with bitsream and boot configuration (e.g. MAC address)
 - Second partition with Linux root filesystem

🧬 pclcd-lab-zynq.dy	ndns.cern.ch	- PuTTY —		×
Using username '	"root".			\sim
root@PCLCD-LAB-2	ZYNQ's pa	ssword:		
Last login: Fri	Jan 11 13	2:18:03 2019 from 128.141.234.81		
root@caribou:~#	pearycli			
12:19:07.683	(WARNING)	No configuration file provided, all devices will use defaul	ts!	
12:19:07.683	(INFO)	Welcome to pearyCLI.		
12:19:07.684	(INFO)	Currently 0 devices configured.		
		To add new devices use the "add_device" command.		
<pre># add_device CL1</pre>	ICpix2			
12:19:15.150		Creating new instance of device "CLICpix2".		
12:19:15.151		New Caribou device instance, version peary v0.9+284~g6a0434	8	
12:19:15.151		This device is managed through the device manager.		
12:19:15.151		Firmware version: 00000000 (0/0/2000 0:0:0)		
		Appending instance to device list, device ID 0		
· ·	(INFO)	Manager returned device ID 0.		
# powerOn 0				
12:19:23.289	(INFO)	CLICpix2Device: Powering up CLICpix2		
# init 0				
12:19:26.625		Configuring CLICpix2Device		
12:19:30.670	(ERROR)	Cannot lock to external clock.		
<pre># exit</pre>				
12:19:33.769	(INFO)	Done. And thanks for all the fish.		
root@caribou:~#				

Caribou software – DAQ


- DAQ software framework for Caribou (Peary):
 - Hardware Abstraction Layer (HAL)
 - Interface between SW and HW
 - Allows handling peripherals as objects in C++
 - Functions to control CaR board
 - Set/measure voltages, capture ADC, ...
 - Device management
 - Multiple devices/detectors in parallel
 - Command line interface (CLI)
 - Client interface for integration with a superior DAQ
 - EUDAQ producer is implemented
 - Compatible with 32-bit and 64-bit systems






How to implement a new detector


- Hardware:
 - Design and produce a **chipboard** route chip signals to suitable pins on CaR connector
- FPGA firmware:
 - Create or modify FW blocks:
 - to handle the control signals for the detector
 - to receive detector data and push it to FIFO
- Software (Peary):
 - Define **mapping** of:
 - Generic names of **CaR board peripherals** to detector-friendly names (Vout_3 → VThrPix)
 - Addresses of your **detector-specific registers** in FPGA to variable/object names
 - Create a module with **detector-specific functions** (configure, startDAQ, ...)






Testbeam setup


• CLIC Telescope in North Area (SPS, CERN)






Testbeam setup

- EUDET Telescope at DESY II
 - Integrated with EUDAQ






8:89:23.2251 [Contoos New Carlhou device manager	CLDCTO*							
#109123.216] [Ching: File /var/lock/pearydev.lock is unlocked	BJDIQ Leg Collecter							
#:#9:23.2571 (Miller) Acculred Lock on /ver/Lock/peeredeveer. to	NUC FIOR		έx					
Yeducer CLICTD) [2009-08-26 18:09:37.671] (2070) [unbound tradel	DEBUG + Pred	territit +						
	easterd - Gend	i unvel	Ind		Yum File	Analish .		
		H11471 60405	Receive an its section		Producer CLICTD Command/Interim or 210		ling)	
			ProducentLACTE-is to be initial Albertighting to use initial device		ProducencLICTD Preducencontel ProducencLICTD CarlboxPreducencos.84	Contribution() Donalization()		
<have <="" decy-cltc.tnt<="" fare="" have="" sandbax="" td="" vertextb=""><td></td><td></td><td>No Larbey configuration/lie</td><td></td><td>ProducentLACTE: Carlbouilradurat.cox.91</td><td>domitialized.</td><td></td></have>			No Larbey configuration/lie		ProducentLACTE: Carlbouilradurat.cox.91	domitialized.		
			Manager returned device 10.0		Producer CLICTD CalibouPreducer.com 104			
		037.MS 4890 835.MS 4890	Producen(L)CTE-Is Initialized Receive a CDAP declare		ProducenCLICTE Command/Acceler.cc.57 ProducenCLICTE Command/Acceler.cc.200	(Intributor) AugurParmari	in a start	
" All the second second and he are not as any second publication and all	8-96-63-895 29-85	01015183 48970	Producers/LUCTEria to be cond	Iqued.	Producer/UJCTD: Preducerce/UT	InConfigure	L. 10	
roducer CLICTD] [2019-00-26 10:09:37.672] (Def0) [unkineer wonder			Canfiguring device EUCTO		ProducerCLICTD CarlboxPreducer.cos:114			
	TOWARDOWN SHIRE	235.345 18993	Producer CLICTE's cardiques		Producer GLICTD Command/Interior.co. No	EnConfigure		
<pre>#:09:37.672 (19F0) Set verbeity Level to '19F0' veducer CLICTD1 [2009-00-26 10:09:37.673] (Der0) [uniteda sender]4</pre>							-	
#199137.675] (1995-08-08 terminary (1997) (1997) (1997)	compcond c	the other participation	at device configurat	c.ton				
	to Carlboar	configuration of the second se	e file provided.					
8:89:37.6771 (1870) Creating new instance of device "0.1010".	and carried	Carrigaraco	or the protones.					
EIBELST. STT (STATUS) New Carthou device instance, version peary	et. S. Separat	denoza.						
#:#9:37.678] (STATES) This device is managed through the device m				autog hun Control				
#189137.676[(STATUS) [CLECTD] Firmure version: duteessoose (d/b/				Contract of the second s	and and other and a			
mimeist.est (INPS) Appending instance to device list, device 3								
voducer CLICTD] [2019-00-26 10:09:57.601] (Del0) [unknown nander]M	Curre	ant Cha	te: Configur	ed.				
veducer (LICTD) [2019-08-26 18:09:37-685] (Dero) [asknews sender [P	To CULLE	ent are	ce. configur	eu				
	PD Cardwill							
<configuration></configuration>	interface.	Anna har taut	handboolding dit ini			Load		
-Section Uitles"'s							Section.	
<pre>sbatacellecter.caribes_dc>tcp://128.141.235.207:332094/0atac</pre>		/herse/vertext	h/sendbox/desp-clic.com			Lowet	Canfig	
						Sort		
<pre>«BetaCollector.ml_dc>tcp://128.541.235.207:37601<!--0ataCollector.ml_dc-->tcp://128.541.235.207:37601</pre>						shepet	Ferminal	
-Detacellecter.spler_dc+tcp://128.141.233.287:35987+/Detacel							Carl and and	
<pre>-DetaCellector.split_dc=tcp://128.141.235.287:35887=/DetaCel <lagiollector.log>tcp://128.143.205.287:38687</lagiollector.log></pre>	La							
Detaceltester .pier durigs (/)28.141.235.287/15987/Detacel <logioliscier .<br="" .logit()="" 128.141.285.287="" 16887*="" logioliscier=""><here. desy-clut.comf*="" heme*<="" home="" p="" sendbox="" vertextb=""></here.></logioliscier>						Log		
<pre>statacollecter.spler_dcit(p)//128.143.205.207.33987*/Datacol stagicilector.logot(p)/128.143.205.207.36887*/Legic)lector. skame.home/verbitb/sendbox/desy-clic.comf*/Heme- */DetLose</pre>	La							
Detaceltester .pier durigs (/)28.141.235.287/15987/Detacel <logioliscier .<br="" .logit()="" 128.141.285.287="" 16887*="" logioliscier=""><here. desy-clut.comf*="" heme*<="" home="" p="" sendbox="" vertextb=""></here.></logioliscier>	La			50	met sui			
<pre>-detackUsetter.split/sbirg/J128.141.235.277.35947.41atacki -sageDistor.logi/split/sbirg/J128.147.255.277.35947.459501actor. -kames/bene/vartaxtb/sandbox/desy-clit.comf//benes <td>Log: But Ruttle</td><td></td><td></td><td>80</td><td>unit scal</td><td></td><td></td></pre>	Log: But Ruttle			80	unit scal			
<pre>-DetoCollector.solidy doings /J128.141.235.277.15987-JBatacol -Lapointeror.log-collector.doing.collector. -doames/howe/vertexth/aundhox/desy-clic.comfe/Memes -/Det/Low -/Comfiguration- /comfiguration- /comfiguration-/ veducer CLICTD) [2009-00-20 10-09150.385] (Dero) [colored conder [P</pre>	Log But Ruttle	£						
- DetaCollecture - solid - device / J128, 131, 235, 277, 33947-1844-004 - sogolistor - log-cip / J128, 147, 255, 277, 28947-1, tagolilector - 	Log Rus Rustles Via Connections	£	date • cervection	No.	net suij Information			
<pre>-DetaCollector.solid device /J128.141.235.277.15957-JBetaCol -LapCollector.Log-Col / J128.147.255.277.15957-Log- -dware-/hore/vertoxth/sundbox/desy-clic.com/~/Heres -/Detlian -/Configuration- Yedeney CLICTD) [2859-08-28 18:09:58.585] (DeVo) (colones inside) [# #199258.584] (J159) Configuration- reducer CLICTD) [2869-08-28 18:09:58.585] (DeVo) (colones inside) [# #199258.584] (J159) Configuration (J159) (configuration) (colones inside) [# #199258.584] (J169) Configuration (J169) (colones inside) [# #199258.584] (J169) (J269.28 18:09:55.585] (DeVo) (colones inside) [# #199258.584] (J169) (J169)</pre>	Lo Log Rui Ruilles Via Via Type av	calite	cover http://126.041235.24	message Station Configurat	information • Minister (1940)	Log		
-DetaCollector.split.doi.01/128.131.235.277.33937-184500 -sappillector.logi/j128.141.235.277.3997-164001 -dames/bare/vartaxth/sandbox/desy-clic.comf-/hames -/SetUsia -/Configuration- valuer: CLICTD [200-06.28 10:00:055.001] (SVPO) [advance incide]P 887835.308] [169] Carfiguring Carlbochraduer: /hame/vertaxth reducer: CLICTD [200-06.28 10:00:055.004] (DVPO) [advance incide]P 887835.308] [169] (200-06.28 10:00:055.004] (DVPO) [advance incide]P	Lo Log Rui Ruilles Via Via Type av	naine	date + canvection come tage/lock of policy come tage/lock of policy come tage/lock of policy	message Cristellis Configured		Log		
<pre>-DetaCollector.solid device /J128.141.235.277.15957-JBetaCol -LapCollector.Log-Col / J128.147.255.277.15957-Log- -dware-/hore/vertoxth/sundbox/desy-clic.com/~/Heres -/Detlian -/Configuration- Yedeney CLICTD) [2859-08-28 18:09:58.585] (DeVo) (colones inside) [# #199258.584] (J159) Configuration- reducer CLICTD) [2869-08-28 18:09:58.585] (DeVo) (colones inside) [# #199258.584] (J159) Configuration (J159) (configuration) (colones inside) [# #199258.584] (J169) Configuration (J169) (colones inside) [# #199258.584] (J169) (J269.28 18:09:55.585] (DeVo) (colones inside) [# #199258.584] (J169) (J169)</pre>	Lo Log: Tel Cannections 1/4 Type Datacolect Datacolect Datacolect	caline to active tor active of tor active of	CONF 100/128-141-215-28 CONF 100/2128-141-215-28	Intercope CT-24-482 Configured CT-34-84 Configured CT-34-86 Configured	information • University (Nation • Executive 1 • Manifer Teer (Nor Loopcon	tog - sower-tog	100110.43	



Future plans

- The next generation of the Caribou platform is currently being design using Enclustra Mercury+ XU1 SOM at BNL
- Lower cost for users than current platform
 - From 3000€ to under 1500-2000€
- Increased IO performance, RAM capability
- Increased computing resources
 - 64bit CPU, Display and HDD support
- Multiple pin-compatible SoC modules exists,
 - Users can select one according to a project needs





Caribou summary

- Caribou is a versatile DAQ system for silicon pixel detectors
- Open source, Linux-based
- Standalone no additional PC with a special software required
- Can run online data analysis locally
- Aimed for prototyping laboratory and beam tests
- Focused on fast and simple implementation of a new detector
- New users and developers are welcome
- <u>https://gitlab.cern.ch/Caribou</u>