

# Development of CoRDIA: An Imaging Detector for next-generation Synchrotron Rings and Free Electron Lasers

Ulrich Trunk for the CoRDIA collaboration:

Sergei Fridman<sup>1</sup>, Heinz Graafsma<sup>1</sup>, Mohamed Lamine Hafiane<sup>2</sup>, Tomasz Hemperek<sup>2</sup>, Alexander Klyuev<sup>1</sup>, Hans Krüger<sup>2</sup>, Torsten Laurus<sup>1</sup>, Alesandro Marras<sup>1</sup>, David Pennicard<sup>1</sup>, Sergej Smoljanin<sup>1</sup>, Ulrich Trunk<sup>1</sup>, Cornelia Wunderer<sup>1</sup>

<sup>1</sup>DESY

<sup>2</sup>Bonn University





## Outline

# **C** RDIA

- □ Future sources and detector requirements
- □ ASIC design
- □ Signal chain
- Development roadmap
- 🗋 Outlook



## **Current Imagers**

# **C** RDIA


#### Imager example for PETRA: LAMBDA



- Up to 10 megapixel (55 μm pixel size)
- 2 kHz frame rate (continuous)
- Photon counting up to

#### 250,000 photons/pixel/s

#### Imager example for Eu.XFEL: AGIPD



- 1 megapixel (200 μm pixels),
   4 megapixel in development
- 4.5 MHz burst imaging

(internal storage: 352 images)

Dynamic range – single photon


to 10<sup>4</sup> photons /pixel/image


## Future Source Upgrades

# **C R D I A**

**PETRA-IV**: Upgrade to diffraction limited ring (2028) **PETRA-IV** electron bunch

**PETRA-III** electron bunch





- 100-1000 fold improvement in brilliance and coherent flux
- Frame rate requirements in some experiments

increase from kHz to >100 kHz (continuous)

readout



Common need for: continuous readout


> 100kHz frame rate

#### **European XFEL:** CW mode operation (20??) Current Eu.XFEL

burst mode



Future CW operation



many more [O(1)] bunches per second


no gap for burst-readout of internal storage


## CoRDIA – Continuous Readout Digitising Imager Array

# **C** RDIA

#### **CoRDIA** – Design Goals

- Pixel size 100μm × 100μm
- Continuous Frame Rate f<sub>FR</sub> ≈ 150kHz (≥100kHz)
- Dead-time free pipelined operation
- Gingle-photon sensitive (@ ≤12keV)
- □ ≥ 10k photon Dynamic Range
- Little or no dead area





Collaboration of Bonn University & DESY


#### **CoRDIA** – Implementation

- Hybrid pixel detector
- Charge integrating
- Dynamic gain switching (à la AGIPD)
- Electron-collecting to be compatible with various sensors:
  - Si for hard (12keV X-Rays)
  - High-Z materials for E > 15keV
  - Active (LGAD) sensors for low E
- □ On-chip digitisation @  $\ge$  10 bit
- Multi-Gbit data transmission
   (based on Timepix4 implementation)
- TSMC 65 nm technology



### CoRDIA – Architecture & Signal Path


# **C** RDIA



#### **CoRDIA** Architecture


- CW (continuous wave) operation
- Pipelined
- Small dead time due to reset of integrating preamp
- Size of individual ASIC chip still under discussion:

128 x 128, 128 x 192, 256 x 192, 256 x 256



### Preamp

# **C** RDIA





## CDS – Correlated Double Sampling Stage

# **C** RDIA


Based on a fully differential amplifier

- Differential pair with simple CM feedback
- SC or continuous sampling (CS) mode
- 2 gains (in CS mode)
- 'Std. cell grid' layout






Switched Capacitor mode



Continuous Sampling mode




### SAR ADC


# **C** RDIA


HSI\_ADC01 contains 4 successive approximation register (SAR) ADCs


🔲 11 bit

- ⊇ ≥2.5 MSamples/s
- Serial data output
- ~10 ENOBs (best one)










### PCS TX: BLOCK DIAGRAM

### Physical Coding Sublayer



PCS TX

Slide by Arseniy Vitkovskiy / Nikhef

Nik|hef



## GWT – Gigabit Wire Transmitter

# **C**<br/> **R**<br/> **D**<br/> **I**<br/> A

VDD\_ana

Rm=320

Out +

Out

VSS\_ana

 $Rm=32\Omega$ 


VDDGWT Rd=100

GNDGWT

VDD\_dig

VSS dig

40pF




26 September 2022

11


## **CoRDIA Development Roadmap**

# **C**<br/> **R**<br/> **D**<br/> **I**<br/> A



## Chip Test Environment


# **C** RDIA



26 September 2022

## Partitioning, Chiplets & Readout Electronics

# **C** RDIA



# Partitioning, Chiplets & Readout Electronics CORDIA

Final chip size is still under discussion...

- Multiple of (16 x 128) pixel = 2048 pixels
- Choice of ROB architecture

Yield

Available sensor sizes

TimePix 4 sized chips	Chip size (pixl)	# of 5 Gbit links	Smallest reasonable FEM	FEM size (pixel)	# of FireFly TX (12 ch)	256 x 768 pix module size (chips)
	128 x 128	8	2 x 3	256 x 384	6	2 x 6
	128 x 192	12	2 x 1	256 x 192	2	2 x 4
	256 x 192	24	1 x 1	256 x 192	2	1 x 4
	256 x 256	32	1 x 3	256 x 768	8	1 x 3

AGIPD sized chips


### Summary

# **C** RDIA

CoRDIA – Continuous Readout Digitizing Imager Array - is...

- Targeted to DL Synchrotron sources (like PETRA IV)
- CW FELs (future CW Mode of European XFEL)
- Hybrid Pixel Detector
- Charge Integrating & dynamic gain switching
- Pixel size 100μm x 100μm
- □ Continuous Frame Rate  $f_{FR} \approx 150$  kHz (≥100 kHz)
- □ On-chip digitisation  $@ \ge 10$  bit

# 



- □ All fundamental components exist
  - □ FE & ADC on test chips
  - MGBT readout on TimePix 4
- □ (Component) test chips show good performance
- Implementation of pixel blocks is ongoing
- Implementation of MGBT readout started
- □ Full-size chips for detectors at PETRA IV ~2027
- CW-FEL version with higher analogue performance ready for future CW operation of Eu.XFEL