Experimental results and last improvements for the LLRF superconducting cavity control system at IPNC

LLRF11 Workshop / DESY, HAMBURG, Germany /Oct 17-20, 2011

O. LE DORTZ, H. LEBBOLO, D. MARTIN

LPNHE, Université Pierre et Marie Curie Paris 6, Université Denis Diderot Paris 7, CNRS/IN2P3, Paris, France

C. JOLY, J.L. BIARROTTE, S. BOUSSON, J. LESREL, N. GANDOLFO, J.F. YANICHE Institut de Physique Nucléaire (UMR 8608)- CNRS/ IN2P3-Université Paris Sud, Orsay, France

ithin the framework of the R&D on superconducting SPOKE cavities, a Digital Low Level Radio Frequency system was developed at IPN Orsay in association with LPNHE Paris, two IN2P3-CNRS laboratories. The work presented focuses on the complete system tests of the two versions for a comparison, at high power (until 10kW) by using the SPOKE cryomodule (352MHz@2K).





Concurrently, we shall present the last developments, a new version of the RF system based on SMD components and RF PCB instead of coaxial components as well as a new version of the analogue mezzanine board allowing to test "Clock cleaner" and new ADC's front-end.





PARIS

ORSAY









Main FPGA key features: IQ control loop: IQ demodulation, FIR and

- Online monitoring via
- and automated tasks via an Π

conditions on CM0 cryomodule. The 352 MHz SPOKE cavity was subject to disturbances but limited @2K. Moreover the Cold Tuning System guaranteed a frequency regulation of ± 5 Hz.



Cold tuning system

The obtained results validate comparison the second by version of our LLRF system with performance better than 0.5% in amplitude and 0.5 degrees in phase. But the performances are perhaps limited by the phase noise of 80MHz Clock



All the printed circuits were developed with aim of using them with various the frequencies (88MHz , 176MHz,352MHz and 704MHz) thanks to the use of narrow band components having the same layout.

The preliminary results show a good image frequency rejection of the LO signal and a jitter value near the reference jitter value. Other measurements are in progress.

ISE:NI] ALIGNA Carrier Freq: 10.000001 MHz Trig: Free Run Atten: 10 dB (Elec 4)

Signal Tracking: On



Digital mother board: CPCI interface, main FPGA board, memories and peripheral USB 2 interface.

New analog daughter board:

- 3 ADC + 2 DAC (14 bits @ 80 MHz)
- better clock distribution from clock jitter cleaner (< 800 fs)
- better power supply distribution

• Development of a low phase noise timing system and two Cavity simulators for testing fault tolerance performances within the framework of the European project MAX.

• Development of a complete LLRF system integrating a Cold tuning system (low and fast tuning) interface, interlocks for RF source, RF power coupler and ...