



# NN on FPGAs

Christian Schmitt (JGU Mainz)



# Motivation

- **Deep neural networks** are widely used for reconstruction and analyses but only few examples exist yet **within low-level hardware triggers**
  - Tight constraints on data rate and latency
  - E.g. ATLAS L1 Trigger for Run-3 (**FPGA based**):
    - **40 MHz** incoming data rate,
    - **<2.5 $\mu$ s** overall latency, i.e. **O(100ns)** for inference of DNN
- Our approach so far:
  - **Hardware centric, bottom-up approach** for implementation of general neural networks on FPGAs
  - Focus on LHC like conditions: **40MHz data rate and latency of O(10)-O(100) ns**

# FPGAs (“Field Programmable Gate Array”)

Xilinx US+ XCVU9P-2

- Programmable look-up tables (LUT, 1.2M)
  - Combinational logic
- Registers (FF, 2.4M)
  - Bit storage
- Programmable routing
  - LUT/register wiring
- Specialized units
  - DSPs (6840 ‘simple ALUs’, MULT w/ subsequent ADD)
  - Block memory (~10MB)
  - ...
- Lots of IO, computation; **predictable, ns-scale latencies**





Image: <https://medium.com/@ckyrkou/what-are-fpgas-c9121ac2a7ae>

# Development aims and arithmetics/performance

- **Focus on efficient resource usage**
- No in-depth understanding of implementation required by user (similar to hls4ml); easy translation from trained model to VHDL
- **Arithmetics implementation**
  - Fixed point with configurable precision (layer-wise)
  - <16 bits sufficient for DNNs, easier to implement
- **Inference performance limit (theoretical)**
  - DSP for multiply-accumulate (MAC) operations
    - 1 MAC/cycle per DSP
  - Xilinx US+ XCVU9P-2  $\Rightarrow$   $\sim 5$  TMAC/s
    - **LHC data frequency (40 MHz):  $\sim 100k$  -  $\sim 150k$  MAC/event**
- **Support at least the following DNN layers**
  - 2D convolution (image recognition), fully connected, maxpooling

# Fully-connected layer design


- Exploit: every neuron needs every input
- Implement neuron processing in **DSP pipelines**
  - Inputs completely reusable
  - Only weight loading / fetching / multiplexing
  - **Simple design with easy parallelisation**






# Fully-connected layer design

- Exploit: every neuron needs every input
- Implement neuron processing in **DSP pipelines**
  - Inputs completely reusable
  - Only weight loading / fetching / multiplexing
  - **Simple design with easy parallelisation**




# Fully-connected layer design

- Exploit: every neuron needs every input
- Implement neuron processing in **DSP pipelines**
  - Inputs completely reusable
  - Only weight loading / fetching / multiplexing
  - **Simple design with easy parallelisation**



# Fully-connected layer design


- Exploit: every neuron needs every input
- Implement neuron processing in **DSP pipelines**
  - Inputs completely reusable
  - Only weight loading / fetching / multiplexing
  - **Simple design with easy parallelisation**







# Implementation on the FPGA

- Use **multiple but shorter pipelines** with additional adder in parallel (“neuron unit”) to **reduce latency**




# 2D Convolution Layer

- 2D convolution way more difficult to implement
- Naive implementation would need large amount of resources for multiplexing of inputs / weights
- Optimised approach
  - Use “slices” (channel x width) and “rows” (fixed height and channel) as basic quantities
  - “Row units” yield good compromise of computational efficiency and input/weight reuse




# Firmware implementation

All cases:



Regular case:



# Implementation results: resource usage

**Xilinx US+ XCVU9P-2**  
(6840 DSPs, 2.4M FF, 1.2M LUT)


- Main limitation is number of DSPs
- Fully-connected:

$$N_{\text{DSP}} \approx N_I \cdot N_N \cdot \frac{f_{\text{Data}}}{f_{\text{FPGA}}}$$


- 2D-Convolution:

$$N_{\text{DSP}} \approx V_I \cdot V_K \cdot \frac{f_{\text{Data}}}{f_{\text{FPGA}}}$$

## Fully-connected layer




## 2D-Convolution layer



# Implementation results: operating frequency

- Maximum layer frequency depends on resource usage (signal propagation, routing complexity, ...)
  - Fully-connected and pooling layers are less complex -> higher frequency
- **Can run at  $\geq 400$  MHz even for layers with 10k operations**





# Network creation toolkit

- Python based toolkit for **automated network creation**
- **Starting point: trained Keras network**
  - Supported layers: Fully-connected, 2D-Conv, Maxpool
  - Activation: relu (best for FPGA)
- Additional design parameters can be specified:
  - Precision (integer and fractional bits)
  - Pipelining and routing behaviour
- **Output:**
  - **VHDL code of the corresponding network**

# Network creation toolkit: example usage

```
In [ ]: # assume all modules already imported
model=load_model(keras_model)

#define extra parameters for the layers
lrExtraData = []
for l in model.layers:
    lrExtraData.append((cycles, parallelization, precBitsV,
                        precBitsW, precBitsV, truncMode_Dense, kwargs))

# Creating the network object
network = Network(name_net, model, name_din, name_dout, name_pkg, lrExtraData,
                  input_scheme, name_sim, verb = False)

# Show network delay information
print("latencies:", network.computeNetDelay(verb = False))

## Creating the network top VHDL code
code_net_top = network.createNetTopCode()
writeFile(code_net_top, file_net_top)


# Creating the network package VHDL code
code_net_pkg = network.createNetPkgCode()
writeFile(code_net_pkg, file_net_pkg)

# Creating the network sim VHDL code
code_net_sim = network.createNetSimCode(iniFiles,
                                       file_stim, file_res
                                       )
writeFile(code_net_sim, file_net_sim)

# Creating the init files
# (control and weight data for Conv and Dense layers)
network.createSimFiles(iniFiles)
```



# Results: timing closure

Relative Timing Closure Depending on Network Multiplication Count



- **Successful network implementations up to 15k multiplications for a data frequency of 40 MHz (e.g. LHC)**

# Results: overall latency




- Latency depends on achievable frequency
- **Full network output can be available in ~100ns**

$$C = \frac{f_{FPGA}}{f_{Data}}$$

# Activation function


- RELU activation:
- Resource usage:  $B / 2$  LUTs or  $(B-1)$  FFs for  $B$  bit values
- Any other activation could be implemented using value-derivative lookup tables
- Example for tanh and sigmoid with 16 sample points:





# Summary

- **Full networks consisting of 2D-Conv, Maxpooling and Fully-connected layers implemented on FPGAs**
  - Can cope with data frequencies of 40 MHz, full network latencies of  $O(100\text{ns})$
  - **Publication: 2019 JINST14 P09014**
- **Lessons learned:**
  - Modern FPGAs are not monolithic
    - Potential bottleneck depending on inputs and network architecture (only ~17k inter-chip connections)
- **Data input distributed over all SLRs, especially problematic for larger convolution layers at the start of the network**
  - **Routing** via design tool (Xilinx Vivado) **becomes challenging** once resource usage increases (larger networks)
- **Head hunters love Students with ML and FPGA knowledge...**



# Backup


# Example network architectures

- Input: 14x14
- Naming convention:
  - 2D-Conv:
    - $(H_K \times W_K \times N_K)$
  - Maxpool:
    - $(H_P \times W_P)$
  - Dense
    - $N_{\text{Neuron}}$

Architecture (see text) (layer information)	MACs (DSP eff.)	$T_P$ (ns)	WNS (ns)	latency (cycles)	$N_{\text{LUT}}$ $N_{\text{DSP}}$	$N_{\text{FF}}$ $N_{\text{BRAM}}$
Arc <sub>A1</sub> ( $C = 16$ ) (input $(7 \times 7)$ ) $(2 \times 2 \times 1)-(2 \times 2)-10$	334 (0.485)	1.562	-	56	1793 43	3571 10.5
Arc <sub>A2</sub> ( $C = 14$ ) $(2 \times 2 \times 1)-(2 \times 2)-7$	1089 (0.630)	1.786	-	60	5060 108	9706 17
Arc <sub>A3</sub> ( $C = 14$ ) (input $(7 \times 7)$ ) $(2 \times 2 \times 3)-(2 \times 2)-16$	1024 (0.620)	1.786	-	57	3051 118	5654 19
Arc <sub>A4</sub> ( $C = 13$ ) $(2 \times 2 \times 2)-(2 \times 2)-17$	3188 (0.774)	1.923	-	63	8689 317	16219 54.5
Arc <sub>A5</sub> ( $C = 13$ ) $(2 \times 2 \times 4)-(2 \times 2)-25$	7854 (0.967)	1.923	-	68	15567 625	28450 93.5
Arc <sub>A6</sub> ( $C = 11$ ) $(3 \times 3 \times 4)-(2 \times 2)-50$	12884 (0.894)	2.273	-	68	20962 1310	34711 166
Arc <sub>B1</sub> ( $C = 12$ ) $(2 \times 2 \times 4)-(2 \times 2)-(2 \times 2 \times 4)-25$	8858 (0.812)	2.083	-	76	18587 909	32886 99.5
Arc <sub>B1</sub> ( $C = 16$ ) $(2 \times 2 \times 4)-(2 \times 2)-(2 \times 2 \times 4)-25$	8858 (0.812)	2.083	-	87	17205 713	32760 71.5
Arc <sub>B3</sub> ( $C = 11$ ) $(2 \times 2 \times 6)-(2 \times 2)-(2 \times 2 \times 4)-25$	11362 (0.792)	2.273	-	79	28383 1305	47140 102.5
Arc <sub>B2</sub> ( $C = 10$ ) $(3 \times 3 \times 6)-(2 \times 2)-(3 \times 3 \times 6)-25$	15610 (0.855)	2.500	-0.134	84	40998 1825	69333 68
Arc <sub>B3</sub> ( $C = 16$ ) $(2 \times 2 \times 6)-(2 \times 2)-(2 \times 2 \times 4)-25$	11362 (0.825)	1.562	-0.014	93	26006 861	45065 71.5


# Fully-connected: Implementation on the FPGA

- Use **multiple but shorter pipelines** with additional adder in parallel (“neuron unit”) to **reduce latency**




# 2D-Convolution: Firmware implementation

All cases:




Regular case:





# Maxpooling layer



- All inputs are only needed once
  - no way of saving resources or input accesses
  - no need to use complicated row allocation patterns
- For simplicity reasons, the concept of output rows and row units was still maintained

# Network MACs assuming LHC Data Rate of 40MHz

