Recent developments on the Multi-axis Motion Controller in MicroTCA4

Michael Fenner, Stanislav Chystiakov, Cagil Gümüs, Patrick Huesmann, Michael Randall, Martin Tolkiehn

Hamburg, 7th of December 2022





Recapitulation: Existing solution

- DESY needs to move motors in experiments
- A replacement for VME systems is required (**OMS MAXv**)
- Limited to 8 motors per card, no card-to-card communication
- No suitable product on the market
 - Decision: Keep VME on Petra IV or do custom development
 - Funded by DESY Generator Program
- DAMC-MOTCTRL: Controls **48 motors**/axis per card
- MicroTCA Form factor: Scalable interconnection of several cards in the crate and campus-wide
- **Position-triggered data acquisition** with other MicroTCA cards
- Focus on competitive cost factor (licensing planned)







Diiffractometer at Beamline (setup by Martin Tolkiehn; Courtesy of Nikola Radaković)

Large Investments on DESY Campus

 Beamlines have hundreds of existing motor drivers

- Commercial drivers built
 into proprietary ZMX+ frame
- Legacy hardware, but good enough to keep
- Incompatible interface
 - 12 SCSI connectors on MTCA front panel: no!
 - Users complain about long, stiff cables
 - Sensitive connectors (SCSI II)
 - 4 cables per motor driver frame
- Drop-in replacement needed
- DAMC-MOTCTRL
 - One MTCA card replaces six VME cards
 - one card drives 3 complete ZMX frames
 - 4 SCSI cables are replaced by one fiber link
 - Motor drivers and motors are kept







Block Diagram

- Heterogeneous Processing
 - "ARM CPU" and FPGA
- Kintex-7: real-time control
- MPSoC: control-system and communication to other cards
- 5 SFP+ Ports (1Gbps-10Gbps)
 - 3x Motor interfaces
 - 2x Ring topology
 - Support: EtherCAT, SERCOS



- Backplane Ethernet without PHY (design risk, 1000Base-SR/LR support new in recent PetaLinux, but we need 1000Base-X)
- 26-pin connector: 3.3V /5V IO
- Monitor/Keyboard interface via USB-C



Update: The board has arrived!

(Highlight in these days...)

- Board follows platform concept
- Shares design templates and parts of DAMC-FMC2ZUP and DAMC-Z7IO
- We wanted to follow established concept: Designed around ICs available at the beginning of chip crisis
- Market almost empty: same chips, diff. packages
- Everything stocked (160k€ parts in stock)
- Example: Lidless (bare die) MPSoC FPGA







Sensitive lidless flip-chip package (exposed bare die)

Bring-up

Everything looked good (But the FPGA did not fully come up)



1	There were two critical warning messages while Auto Connect.
o	ILabtools 27-3421] xczu3_0 PL Power Status OFF, cannot connect PL TAP. Check POR_B signal.
•	[Labtools 27-3421] xczu3_0 PL Power Status OFF, cannot connect PL TAP. Check POR_B signal.

			? _ U G X	da	snboard_1				
			SysMon (xczu2 0)						
Name		Status		so a					
V I 192.168.1.225 (1) Connected		Connected		tion	+ = 6 @ 0 2				
✓ ■ ✓ xilinx_tcf/	Xilinx/AAo1B0we0 (2)	Open		Öp	Temp -279.4°C				
∨ @ xczu2_0	(1)	Not programmed		boar					
1 SysM	on (System Monitor)			ashl					
dummy_dap_1 (0)		N/A							
Hardware Device Pr (a) xczu2_0 Name: Part: ID code: IR length: Status: Programming file:	xczu2_0 xczu2 14711093 12 Not programmed		? _ □ ĭ × ← → ✿			×	(), anpresedue -279.4 -279.5		
Probes file:	4								
User undin count	,						-279.6	20:03:30	20:03
General Property	es								
Tcl Console × 1	Messages Serial I/O L	inks Serial I/O Sc	ans						

Bring-up

A little detail on the MPSoC ship



- High-end technology
 - 2 FPGAs \rightarrow > 20 power rails
 - First time: discrete power supply (cost optimization): 25A, 0.85V +/-3%
 - 12 Layers PCB (no HDI)
- Many, many reasons for "issues"
- We noticed a little "edge on the FPGA" not overlooked, but neglected for two weeks \rightarrow lost to weeks



This die is broken into 4 pieces. (Fully invisible here!)



Bare-die package with broken

off edge



DESY.

FPGA had accidentaly fallen into assembly machine, but no damage was reported.



FPGA die is broken into 4 pieces.

Special angle and light setting needed to see cracks.



Hardware development state (AMC Card)

Finally everything is good (second board up within 2 hours)



- Not one single patch wire (Rev. A)
- Uses MMC Stamp (Rev. A)
- Already in crate!
- All memories good
- Wide-open DDR3/DDR4 eyes
- Very good SFP+ eyes
- Linux up and running
- Ethernet over backplane
 running
- We can SSH in to the board

🔟 COM37 - Tera Term VT			-		×	
File Edit Setup Control Window Help					-	
NOTE: This application runs with D-Cache disabled.As a result, cacheline request Testing memory region: psu_ddr_0 MEM_0 Memory Controller: psu_ddr_0 Base Address: 0x0 Size: 0x7FF00000 bytes 32-bit test: PASSED! 16-bit test: PASSED! 8-bit test: PASSED!	ts will i	not be g	enerated			
Memory Test Application Complete	Read Eye					
Successfully ran memory rest Application	LANE-D	LANE-1	LANE-2	LANE-3		
	AUTO CENTER:				•	
	83,81	77,72	84,81	86,78	į	
🖳 COM5 - Tera Term VT	TAP Value (ps):					
File Edit Setup Control Window Help	5.15	5.15	5.12	5.15		
Starting Memory Test Application NOTE: This application runs with D-Cache disabled.As a result, cacheline requests will not be	TAPS/cycle:					
Testing memory region: mig_7series_0_memaddr Memory Controller: mig_7series_0	182	i 182	183	i 18	► 2	
Base Address: 0x80000000 Size: 0x80000000 bytes	EVE WIDTH (ps):				•	
32-Dit test: PASSED: 16-bit test: PASSED!	824.17	793.27	829.91	834.47		
8-bit test: PASSED! Memory Test Application Complete	EVE HIDTH (%):					
Successfully ran Memory Test Application	87.91	84.61	88.52	89.01	•	
	EVE CENT	+ ER:	+		+	
	81,79	78,73	82,79	83,75	•	



Starting tcf-agent: OK

PetaLinux 2020.2 damc-motctrl ttyPS0

damc-motctrl login: root

huesmann@mskpcx29856 ____ ping 192.168.1.194

PING 192.168.1.194 (192.168.1.194) 56(84) bytes of data. 64 bytes from 192.168.1.194: icmp_seq=1 ttl=64 time=0.805 ms 64 bytes from 192.168.1.194: icmp_seq=2 ttl=64 time=0.426 ms 64 bytes from 192.168.1.194: icmp_seq=3 ttl=64 time=0.456 ms 64 bytes from 192.168.1.194: icmp_seq=4 ttl=64 time=0.447 ms ^C

--- 192.168.1.194 ping statistics ---4 packets transmitted, 4 received, 0% packet loss, time 3077ms rtt min/avg/max/mdev = 0.426/0.533/0.805/0.157 ms huesmann@mskpcx29856 ssh root@192.168.1.194 The authenticity of host '192.168.1.194 (192.168.1.194)' can't be established ECDSA key fingerprint is SHA256:jHPay4bE7fwhabpUkPqSTbkw9ycV8y0D1j+ejQNHjWc. Are you sure you want to continue connecting (yes/no/[fingerprint])? yes Warning: Permanently added '192.168.1.194' (ECDSA) to the list of known hosts X11 forwarding request failed on channel 0 Last login: Sun Nov 4 23:50:00 2103 // root@damc-motctrl

Hardware development state (ZMX Adapter Card)

Up and running (Rev. A)

- Based on Aritx-7
- 6.5 GBPSs Aurora link planned
- Full connectivity (Encoders for all motors, not only for two)
- Test: 27 Terabits without bit errors
- No single patch wire.











	Status	Bits	Errors	BER	BERT Reset	TX Pattern		RX Pattern	
501.0	6.250 Gbps	2.712E13	OED	3.687E-14	Reset	PR85 31-64	¥	PRBS 31-bit	v



Video Demonstration

- Legacy IO connector allows simple setups
- ZMX+ Test Board contains motor drivers





Disclaimer:

- The command-line-interface you see is used for **demonstration only.**
- Board will get it's own API: "Certif SPEC" will support our API





Thank you!

Acknowledgments: Nikola Radaković, Robert Wedel

Kontakt

DESY. Deutsches Michael Fenner Elektronen-Synchrotron MSK michael.fenner@desy.de www.desy.de

+49 (0) 40-8998-1885