Yocto Embedded Linux for SoC based AMCs

Latest developments for demanding applications

Patrick Huesmann, Sven Stubbe, Carsten Duelsen 2022-12-08






Contents

- SoC Basics
- Yocto Linux Basics
- Restructuring of TechLab Yocto BSP
- Support for multiple PL designs per image
- Data interface between MMC and SoC
- Support for versioning of Yocto images
- ► Integration into MSK Firmware Framework
- Application examples

What is a SoC in our context?

- System on a chip: Integrating several components
- Processing System: One or more ARM processors with standard interfaces for peripherals
 - USB, SATA, Ethernet, DP
 - PCle (host and device function)
 - CAN, UART, SPI, SD/eMMC
- Programmable Logic
 - Logic cells
 - Block RAM
 - GPIO
 - High-speed I/O




Xilinx Zynq UltraScale+ EG Block Diagram

Why Linux on AMC boards?

- Networking works out of the box
- ▶ Lots of standard software available
- Lots of device drivers available
- Standard protocols can be quickly implemented
- SSH for development/debugging
- Can easily reconfigure PL at runtime
- High-level languages (Python etc.) available

Example: DAMC-FMC2ZUP FMC+ Carrier with Zynq UltraScale+



from: "Developing for SoC-based AMCs", Jan Marjanovic, MTCA WS '21

Yocto Linux basics


"It's not an embedded Linux Distribution, it creates a custom one for you" see also: https://www.yoctoproject.org/



- ▶ Provides different layers containing metadata ("recipes") about software packages
- And a tool (bitbake) to compile an actual Linux system out of them
- The layers are usually open source repositories that are referenced in a manifest XML file which fully describes the codebase used in a Yocto system

Yocto Layer Structure


- Target Linux system is built from a stack of layers
- Layers are ordered by priority
 From "universal" or "generic" layers to more specialized ones
- Higher priority layers can override settings or configurations in lower layers
 Making possible to adapt "generic" recipes to special hardware or applications
- The end result is an image for a storage medium that the target board can boot from



Restructuring of TechLab Yocto BSP

Legacy TechLab BSP Structure

- Each BSP layer also included a "demo application" (PL design & demo executables)
- With more boards coming up, there's redundancy and risk of code duplication
- To avoid redundancy and code duplication, we refactored the BSP layers into a new structure



New TechLab BSP Structure


- In the new structure, BSPs for all boards are integrated in one single meta-techlab-bsp layer
 - Less redundancy
 - Easier maintenance
 - For product maintenance like migration to a newer Vivado version, only one layer has to be touched
- Demo code / bitstreams have been moved into a separate meta-techlab-demo layer
 - Demo layer serves as a starting point for user applications

meta-techlah-demo meta-techlab-bsp meta-techlah-utils meta-xilinx meta-vitis-ai meta-petalinux meta-qt5 meta-jupyter meta-openembedded core

Support for multiple PL designs per image

Conventional flow with a single PL design

- Vivado project artifact .xsa contains configuration for both PS and PL
- Yocto/Petalinux build system converts it to config files:
 - For PS configuration: Device tree blob .dtb which is loaded by U-Boot and passed to the Linux kernel
 - For PL configuration: Bitstream .bit.bin and device tree overlay .dtbo which describes the IP cores in the PL to the Linux system
 - PL configuration is written to the rootfs and loaded at runtime from userspace.




Added support for bundling multiple designs in one image

In the new structure, the application layer can provide multiple PL variants

- ▶ For each variant, a separate .xsa file is put in the application layer
- ► The build system creates a set of .bin and .dtbo for each .xsa file
- ▶ The application layer provides a user-defined init script that determines which of the PL variants to load.


Examples: DAMC-FMC2ZUP / -FMC1Z7IO demo image (SoC variant determined from the chip ID); GigEVision (1G or 10G design, depending on a configuration file)



Data interface between MMC and SoC

MMC data interface (mailbox)

- "EEPROM-style" (at24) I2C interface
- Memory map containing MicroTCA management data
 - MMC status, MMC sensors, AMC slot number
 - FRU status & FRU information for AMC, RTM, FMCs, ...



The mailbox function is abstracted in a MMC Mailbox Library which provides a high-level API for applications

MMC data interface examples

Checking the mounted FMC model as part of sanity checks

Full path is: FMC EEPROM o MMC FRU parser o MMC mailbox o 1 ibmmcmb o software application

```
★ root@ZUP-0555 head -n34 /var/log/gigev-ctrl.log |cut -d' ' -f1-2.4-
Starting gigey-ctrl for variant '106'
[2022-12-05 16:02:36.917519] [info]
                                       MicroTCA Tech Lab GigE Vision controller
                                       Software version: 1.2.1-33-950336c4
[2022-12-05 16:02:36.917607] [info]
[2022-12-05 16:02:36.917631] [info]
                                       Using boost version: 1.71.0
[2022-12-05 16:02:36.917655] [debug]
                                       Log: debugging level enabled
                                       HwAccessorAarch64: /dev/mem opened for 0xa0000000
[2022-12-05 16:02:36.917696] [info]
                                       HwAccessorAarch64: Memory mapped at address 0xffff80a71000
[2022-12-05 16:02:36.917744] [debug]
[2022-12-05 16:02:36.917782] [info]
                                       HwAccessorAarch64: /dev/mem opened for 0xaa000000
                                       HwAccessorAarch64: Memory mapped at address 0xffff80671000
[2022-12-05 16:02:36.917816]
                             [debug]
                                       Machine: DAMC-FMC2ZUP 1 channel, 10 GBit
[2022-12-05 16:02:36.917859] [info]
                                       Machine: Firmware/Software identifiers are matching!
2022-12-05 16:02:36.917892] [info]
                                       Machine: got unique information:
                                         Implementation: DIPC-7050 GigE Vision Stack
[2022-12-05 16:02:36.917909] [info]
2022-12-05 16:02:36.917925] [info
                                         Manufacturer:
                                                           MicroTCA Technology Lab. 2019
[2022-12-05 16:02:36.917942] [info]
                                         IP Version:
                                                            Revision 01.01.00
                                       Machine: Firmware/Software version are matching!
                                       EMC1 is a CAENELS EMC-4SEP+
[2022-12-05 16:02:36.948935] [info]
                                       DIP Switch Status: 0x03
[2022-12-05 16:02:36.949652] [info]
                                       Fmc4SfpConfig: Set PLL to 156250000 Hz
                                       ClockMonitor: FMC1 GRT CLK0 = 100.009 MHz
[2022-12-05 16:02:36.962519] [info]
                                       ClockMonitor: GIGEV PCS PMA = 0 MHz
[2022-12-05 16:02:36.962538] [warning] ClockMonitor: FMC1 / PCS PMA clock mismatch or zero
[2022-12-05 16:02:41.963824] [info]
                                       ClockMonitor: FMC1 GBT CLK0 = 156.265 MHz
                                       ClockMonitor: GIGEV PCS PMA = 156,264 MHz
[2022-12-05 16:02:41.963892] [info]
                                       ClockMonitor: PCS PMA OK
[2022-12-05 16:02:41 964633] [info]
                                       Starting machine: DAMC-FMC2ZUP 1 channel, 10 GBit
                                       SFPDiagnostic: SFP transceiver module detect on channel: 0
[2022-12-05 16:02:41.990879]
                                                      Vendor: FS
                                                      Product: SFP-10G-T
[2022-12-05 16:02:41.990943]
                                                      Rev.:
[2022-12-05 16:02:41.990961]
                                                      S/N: G1904009153
                                                      Date: 190507
[2022-12-05 16:02:41.991003] [info]
                                                      Identifier: SFP transceiver
[2022-12-05 16:02:41.991035] [info]
                                                      Connector: IC
```

Reading MMC sensors from a shell

mmcinfo is the command line tool for the MMC mailbox

```
← root@ZUP-0555 → mmcinfo sensors


MMC sensors
            : 34,3125
           : 3,38565
AMC PP 12V : 12.4858
I RTM MP 3V3 : 0
T RTM PP 12V : 0
RTM PP 12V P : 0
RTM Fault
RTM Temp.1
           : nan
PGood A
            : 1
PGood R
            . 1
FPGA1 Init
            : 1
FPGA1 Done
FPGA2 Init
FPGA2 Done
Inlet Temp
           : 38.3125
Outlet Temp : 38,8125
ITM4630 Temp : 39.8741
LTM4650 Temp : 41,4658
LTM4633 F Te : 44.8637
TM4633 R Te + 46.1143
7UP TC Temp : 47
S7 IC Temp : 44
IMON AVTT
            : 0.580708
IMON AVTTY
            : 0.473748
TMON AVCC
            : 0.498168
IMON AVCCY
            : 0.263492
Vcore
            : 0.720093
VCC Vadi
            1.80127
vcc 1v2
            : 1.19946
MC_4SED+ DG · 1
```

MicroTCA Technology Lab | Yocto Embedded Linux for SoC based AMCs| 2022-12-08

Shutdown of a Linux system on a AMC

A Linux system should be properly shut down before being switched off, to prevent filesystem corruption.

- ▶ When handle is opened, mmcctrld daemon triggers system shutdown
- ▶ MMC waits for "shutdown finished" signaling from Linux kernel pm_power_off()



Support for versioning of Yocto images

Regular Yocto manifest

The sources of a Yocto system are determined by its "manifest" XML.

While actively working on a Yocto system, it's practical to have the manifest pointing at development branches.

However, as the layers evolve, the resulting Linux image will change.

How can we assign and retrieve versions of a Yocto image?

Pinned Yocto manifest

repo has a special mode to create a "pinned manifest": repo manifest -r -o pinned.xml

```
File: .repo/manifests/pinned.xml
<?xml version="1.0" encoding="UTF-8"?>
     <remote name="msktechycs" fetch="ssh://git@msktechycs.desy.de/techlab/software/vocto-layers/"/>
    <remote name="xilinx" fetch="https://github.com/Xilinx"/>
                      ct name="meta-browser" path="sources/meta-browser" remote="xilinx" revision="ad13d59c9db4b6979f8c05c200a97475eb94d692" upstream="rel-v2020.2" dest-branch="rel-v2020.2"/>
                            name="meta-clang" path="sources/meta-clang" remote="xilinx" revision="81ba160c95b12b2922f99b60bef25ab37a5e2f0e" upstream="rel-y2020.2" dest-branch="rel-y2020.2"/>
                            name="meta-jupyter" path="sources/meta-jupyter" remote="xilinx" revision="eb9ce9967a6d14707c7b33d487e5fae35088ef8e" upstream="rel-v2020.2" dest-branch="rel-v2020.2"/>
                            name="meta-linaro" nath="sources/meta-linaro" remote="xilinx" revision="8fa21d2e7d5182f588d65c925e74c5c4481c7291" unstream="rel-v2020.2" dest-branch="rel-v2020.2" dest-branch
                            name="meta-mingw" path="sources/meta-mingw" remote="xilinx" revision="fa7b4ca913d2c9caf618d7355ae78cbf4c882827" upstream="rel-y2020.2" dest-branch="rel-y2020.2"/>
                            name="meta-openamp" path="sources/meta-openamp" remote="xilinx" revision="3894fa0f3d0ab2ec2debb4fff7e117d5c8ce35ea" upstream="rel-y2020.2" dest-branch="rel-y2020.2" dest-bran
                             name="meta-openembedded" path="sources/meta-openembedded" remote="xilinx" revision="aa649aeeecab1969f168d6c89753f86208a8fdb9" upstream="rel-v2020.2" dest-branch="rel-v2020.2"/>
                            name="meta-petalinux" path="sources/meta-petalinux" remote="xilinx" revision="ef895he94f61e3f315701b0120497dde556136bf" upstream="rel-v2020.2" dest-branch="rel-v2020.2"/>
                             name="meta-qt5" path="sources/meta-qt5" remote="xilinx" revision="432ad2aa6c3a13253fefc909faba368851d21fb1" upstream="rel-y2020.2" dest-branch="rel-y2020.2"/>
                            name="meta-techlab-bsp" path="sources/meta-techlab-bsp" remote="msktechvcs" revision="51a628ed8cc7fa48263c6a926869d2d93cdf9144" upstream="rel-v2020.2" dest-branch="rel-v2020.2" />
                             name="meta-techlah-demo" nath="sources/meta-techlah-demo" remote="msktechycs" revision="581ccf128ba2f71bddc1a10da268d3aa59cbd7e9" unstream="rel-v2020.2" dest-branch="rel-v2020.2"/>
                            name="meta-techlab-utils" path="sources/meta-techlab-utils" remote="msktechycs" revision="e2669900dcc8259913e3cfe958039eecc82d52fe" upstream="rel-v2020,2" dest-branch="rel-v2020,2" dest-branch="rel-v2
                             name="meta-virtualization" path="sources/meta-virtualization" remote="xilinx" revision="eSee8bf32d6ad39d67ec9c02d52ba39148a31b66" upstream="rel-v2020.2" dest-branch="rel-v2020.2" dest-branch="rel-v2020.2" />
                            name="meta-vitis-ai" nath="sources/meta-vitis-ai" remote="vilipy" revision="e24ef77f2363b142c78484c8ac181998f9386c15" unstream="rel-v2828.2" dest-branch="rel-v2828.2" />
                             name="meta-xilinx" path="sources/meta-xilinx" remote="xilinx" revision="e32c768b7e30c2f949b0b98e807afe82ac213556" upstream="rel-y2020.2" dest-branch="rel-y2020.2"/>
                            name="meta-xilinx-tools" path="sources/meta-xilinx-tools" remote="xilinx" revision="f2de39704de069af393212f5cc2f34bf02870c49" upstream="rel-v2020.2" dest-branch="rel-v2020.2"/s
                             name="poky" path="sources/core" remote="xilinx" revision="a453ccc9c7c8ba61436b5fc3745b26688b972f25" upstream="rel-v2020.2" dest-branch="rel-v2020.2"/>
                            name="yorto-manifests" path="sources/manifest" remote="xilinx" revision="dae6456cd29248ff6e01466e6691c259e7d72c9a" upstream="rel-v2020.2" dest-branch="rel-v2020.2"/>
                        t_name="vocto-scripts" path="." remote="xilinx" revision="7c2e51bc4f315b70707b7d50da469e5f18a9808f" upstream="rel-y2020.2" dest-branch="rel-y2020.2"/>
```

A pinned manifest points at explicit commit hashes for all layers, uniquely IDing all contained source code. This can be checked in / tagged and serve as a version reference for a Yocto image.

Version identification on the target system


A custom <code>image-buildinfo-mod.bbclass</code> retrieves version tags & commit hashes from the manifest. Example output before & after tagging a new version:



Integration into MSK Firmware Framework

Integration into MSK Firmware Framework


- · FWK is a framework used in DESY for FPGA firmware development.
- FWK is based on TCL script and Makefile with config files for FWK projects



"Integration of Yocto and Jupyter Lab into the MSK Firmware Framework for MPSoCs", Seyed Nima Omidsajedi & Michael Randall (DESY, MSK)

Yocto Package Feed


- Yocto projects are typically created using a prebuilt shared state cache plus a number of packages for application development.
- An option for updating Yocto is copying build binaries manually to the target's root filesystem. However, this method is not useful if packages need to be updated regularly. Therefore, we configured an Apache server as a package feed so the target's package management system can install packages directly on the board.



"Integration of Yocto and Jupyter Lab into the MSK Firmware Framework for MPSoCs", Seyed Nima Omidsajedi & Michael Randall (DESY, MSK)


Application examples

DAMC-FMC1Z7IO: 64 channel scope (D-TACQ)



Source: D-TACQ Solutions Ltd


DAMC-FMC1Z7IO: LISA phasemeter (Uni HH)



Source: Universität Hamburg

DAMC-FMC2ZUP: GigEVision (MicroTCA Technology Lab)





Thank you!

Links:

Support for multiple PL designs per image

```
https://github.com/MicroTCA-Tech-Lab/meta-techlab-bsp/tree/rel-v2020.2/recipes-bsp/hdf
https://github.com/MicroTCA-Tech-Lab/meta-techlab-utils/tree/rel-v2020.2/recipes-bsp/
device-tree-from-bd
```

MMC-SoC data interface, Linux shutdown through handle pull

https://github.com/MicroTCA-Tech-Lab/mmc-mailbox

Yocto image versioning

```
https://github.com/MicroTCA-Tech-Lab/meta-techlab-utils/blob/rel-v2020.2/classes/
image-buildinfo-mod.bbclass
https://github.com/MicroTCA-Tech-Lab/meta-techlab-utils/blob/rel-v2020.2/scripts/tag-image.sh
```