Modular and Scalable Control System for Atomic Array Quantum Computers

Jan Marjanovic, Joseph Lauigan, Katrina Barnes, Peter Battaglino, Benjamin Bloom, Robin Coxe, Chris Griger, Antonia Jones, Ciro Nishiguchi, Aaron Smull

2022-12-06 11th MicroTCA Workshop for Industry and Research

Acomputing

# INTRODUCTION



## **Quantum Computer**

#### Using an Atomic Array of Neural Atoms

#### **Basic processes involved in computation:**

- Neutral atoms: evaporated, slowed down, trapped
- cooling, rearrangement
- 1 and 2 qubit operations
- quantum state readout

#### **Requirements for the control system:**

- Generate RF signals
  - Frequencies in the MHz to GHz range
- Adaptive optics, mirrors (piezos)
- Magnetic field for magneto-optic traps and creating hyperfine atomic states
- Camera capture & atom detection



Barnes, K., Battaglino, P., Bloom, B.J. *et al.* Assembly and coherent control of a register of nuclear spin qubits. *Nat Commun* 13, 2779 (2022). <u>https://doi.org/10.1038/s41467-022-29977-z</u>



# **Technology stack**

#### From High-Level Quantum Languages to hardware

 Quantum programs (circuits) are translated from a high-level quantum language to individual instructions for the control system







Aatom

©2022 Atom Computing. All rights reserved.

# **MICROTCA HARDWARE**



# **MicroTCA crates**

#### Serving two generations of QCs



- MicroTCA.4 crates
- Gigabit Ethernet used to communicate with the rest of the system
- 10 MHz distributed on the backplane
- MLVDS used for triggering the sequences
- COTS components where possible (crate, MCH, FMC carriers)
- Phoenix (1st gen QC): Tens of RF DAC and ADC channels, camera readout module
- Next Gen QC:

Tens of RF DAC and ADC channels, camera readout modules, optics control, ...





## **RFSoC-based SDR AMC**

#### Generating waveforms in the GHz range

- Double width, full-size
- 3rd Gen Xilinx RFSoC
  - 8 ch 14-bit ADCs at 5 GSPS
  - 8 ch 14-bit DACs at ~10 GSPS
  - Large FPGA and a quad-core ARM
- RF on the front with AFE mezzanine (interchangeable with ZCU111)
- Backplane connectivity:
  - Gigabit Ethernet
  - TCLKA, MLVDS for triggering
  - point-to-point links
  - PCle
- DESY MMC-Stamp (customized with SDK)
- Artix-7 for RTM (Class D1.1)
- Thermal OK(ish), power consumption OK





# **Digital trigger Rear Transition Module**

#### **Providing triggers to other components**

- Class D1.1: compatible with
  our RFSoC AMC and most of DESY cards
- Digital triggers outputs: control of external devices, camera triggers, ...
- SFP links: control of magnet power supplies (UDP protocol over Gigabit Ethernet)
- LVDS lanes are driven by an Artix-7 on RFSoC AMC

mishipeshu> status	
status word = 0x0001000F	
link FSM state = RUNNING (3)	
link ch0 aligned = 1	
link ch1 aligned = 1	
Zone 3 drive en = 1	
mishipeshu> uptime	
uptime: 58276 s	
mishipeshu> lstats	
link statistics:	
words received = 0x000003FE EA8CBC3E	
gt0 rx disp err = 0	
gt0 rx not in table = 0	
gt1 rx disp err = 0	
gt1 rx not in table = 0	





# **Precision DACs and ADCs FMC mezzanines**

#### DAC

- VITA 57.1-compliant FMC mezzanine
- 6 DAC channels, 20 bit, 500 kSPS
- ±10V range
- Monitor output with analog mux
- User EEPROM for calib. parameters
- Temperature sensor on mgmt I2C (VITA 57.1 Subtype 1 record)

#### ADC

- VITA 57.1-compliant FMC mezzanine
- 6 ADC channels, 18 bit, 2 MSPS
- ±10V range
- Monitor output with analog mux
- User EEPROM for calib. parameters

21	FULL	current	OXCI	0X03	0.720 A	OK	IMON_AVCC
28	Full	Current	0xc1	0x63	0.352 A	ok	IMON_AVCCY
29	Full	Voltage	0xc1	0x63	0.7168 V	ok	Vcore
30	Full	Voltage	0xc1	0x63	1.8000 V	ok	VCC Vadj
31	Full	Voltage	0xc1	0x63	1.2000 V	ok	VCC_1V2
32	Compact	0x14	0xc1	0x63	0x01		0x00 Opus DAC PG
33	Full	Темр	0xc1	0x63	31.0 C	ok	Opus DAC AT30TS7
34	Compact	0x14	0xc1	0x63	0x01		0x00 Opus DAC PG_
35	Full	Тетр	0xc1	0x63	30.5 C	ok	Opus DAC AT30TS7
36	Compact	0xf0	0xc1	0x63	0x10		HS 007 AMC3







## **Combinations of FMC mezzanines**

#### Addressing a wide range of applications



Init script auto-detects those variants and choses the corresponding FPGA bitstream



©2022 Atom Computing. All rights reserved.

## **Gateware and software**

#### **Running on top of MicroTCA hardware**

- Several Vivado projects:
  - RF generation and feedback
  - fiber noise cancelation
  - o camera capture
  - o piezo control
- IP library to simplify code reuse
- Yocto-based compilation flow, custom layers per AMC and project
- systemd as an init system
- All AMCs run GRPC servers on ARM, communicating with the middleware over backplane Ethernet



LOAD	ACTIVE
loaded	active
loaded	active
loaded	inactive
loaded	inactive
	LOAD loaded loaded loaded loaded



# **OUR EXPERIENCE WITH MICROTCA**



# **Distributed company**

#### Several locations throughout the US



Google 👩 100% Google Data SIO, NOAA, U.S. Navy, NGA, GEBCO Landsat / Copernicus IBCAO INEGI U.S. Geological Survey

Puerto Rico 700 km

QUEBEC

ONTARIO

# **Advantages of MicroTCA**

#### Using MicroTCA for QC control system

- Remote management, configuration and monitoring, remote JTAG
- MicroTCA offers a well-defined form factor for custom developments
- COTS components where possible:
  - MCHs, crates, FMC carriers
  - MMC implementation from DESY
- Advanced features of DESY MMC-Stamp:
  - SDK for customization (working around HW issues in "software", saved a board respin)
  - UART over IPMI, JTAG switch, very robust and featureful FRU parsing (FMC)
  - Currently working on integrating the newest features on our board (Sven's presentation on Thu: "DESY MMC Solutions [...]")
- Several boot sources on some boards (e.g. recovery boot on DAMC-FMC2ZUP)



Photo by Justin Ging



### **Remote update**

#### **Updates without PICMG HPM.1**

- Requires a technician on site
- 1 hour preparation +
  10 minute procedure per board
- Not a fail-proof procedure (no recovery image)
- Current FW version check non-trivial

#### **Updates with PICMG HPM.1**

- Can be done fully remotely
- ~minutes per board, easily automated
- (typically) recovery image present
- Possibility to check the running version

PICMG HPM.1 Upgrade Agent 1.0.9:										
Validating firmware image integrityOK Performing preparation stageOK										
Performing upgrade stage:										
ID   Name	Versions									
1 1	Active	Backup	File							
0 FMC2ZUP-MMC      Upload Time: 0	1.20 00000010 1:14	 Image Size: 1865	2.00 00000000 80 bytes	  100%  						
(*) Component requires Payload Cold Reset										
Firmware upgrade procedure successful										



# **SUMMARY**



## Summary

#### **MicroTCA at Atom Computing**

- MicroTCA was crucial for rapid development of the control system for QCs
- Developing our own RFSoC AMC was a right decision (time to "market", flexibility)
- Good support from MicroTCA Tech Lab at DESY, a lot of resources
- Some smaller interoperability issues, long lead times for some components
- Atom Computing made some (smaller) contributions to the community (e.g. backplane FRU parsing in frugy, I2C communication with MMC-Stamp)
- Modular and scalable platforms are also the future for QC control systems: Quantum Error Correction will require even tighter integration between components

"[...] we estimate that several terabytes per second of bandwidth will be required between the quantum and classical plane." from Beverland et al, Assessing requirements to scale to practical quantum advantage



# Thank you!

