


MicroTCA.4 Standard

Communication Links, Clocks & Triggers

Kay Rehlich, DESY

6. Dec. 2022




Example: European XFEL Software Architecture




Motivation

Why did we select MicroTCA for XFEL

- **Modularity !!!**
 - Standard hardware & software **interfaces**
 - **Loose coupling** of components
 - Implement functions on the right component (architecture):
 - Do complex stuff on a standard **CPU**: faster development
 - Do real-time on **FPGA**: Allow CPU software to crash without disturbing accelerator operation
 - Simplified **maintenance** and good **diagnostics** of all components
 - **Remote management** is a MUST for large facilities
 - **Redundancy** of key components
- Integrated and standardised **clock, trigger, interlock** distribution
 - Modern **communication links** (high-speed and low noise)



MicroTCA.4: A Modular Crate System



MicroTCA Crate Backplane Communication

Common modules

Application modules


MCH

CPU


Timing

Machine
Protection
System


ADC
Digi. IO
Controller
....




MTCA Specifications



MicroTCA.0




MicroTCA.4




MicroTCA.4.1


MicroTCA Generations: **MTCA.0** MTCA.4 MTCA.4.1




MicroTCA Generations: MTCA.0 **MTCA.4** MTCA.4.1




MicroTCA Generations: MTCA.0 MTCA.4 **MTCA.4.1**




Basic MTCA.0



MTCA.4: Communication Links



Versatile MLVDS Links




- Clocks
- Triggers
- Interlocks

Usage of the MLVDS Bus Lines


- **Trigger or Gate** $1 \rightarrow N$
- **Clock** $1 \rightarrow N$
- **Gated Clock** $1 \rightarrow N$
- **Interlock** $M \rightarrow N$
- **Data transfer FPGA $\leftrightarrow$ FPGA** $1 \rightarrow N$
 - e.g. **Timing AMC $\rightarrow$ ADC AMC**

Introduction - Clocks & Triggers




- Define the source and destination of bunches (XFEL: 27000 / sec.)
- Trigger and clocks for diagnostics and actuators depending on location


Introduction - Data Tags for Software





Trigger and Bunch Pattern Distribution



Usage of the MLVDS Lines: Timing Example



One Trigger/Clock/Data Channel Configuration out of 23



Select source:

- Single delayed & width
- Combination w/ 2nd Ch.: AND, OR, FlipFlop
- Serial data

Output can be:

- Inverted
- Inhibited
- Fine Delay: .92 ns steps

Selection of:

- Trigger # (0 ... 255)
- Bunch Pattern
- Clock from FPGA
- Front Input


Delay and Width:

- up to 150ms
- in 9.23ns steps

Combination w/ second channel:

- Gates (start
- Bursts of clocks
- Combine with 2nd channel

Port 17 ... 20 Used as Wired-OR for Interlocks



M-LVDS Type-2 receivers (SN65MLVD082) are **failsafe** by using an offset threshold. In addition, the driver rise and fall times are between 1 and 2.0 ns to provide operation at **250 Mbps** while also accommodating stubs on the bus. Outputs are **slow rate controlled** to reduce EMI and crosstalk effects associated with large current surges.






Figure 2-3. LVDS and M-LVDS Differential Input Voltage Thresholds



Point-to-Point Bi-directional LVDS Links




3 Overlaid Point-2-Point Topologies



Other topologies are possible by modifying the backplane




Low Jitter Clocks




Low Jitter Clocks


Low Jitter Clock Distribution: Bi-directional LVDS




Low Jitter Clock Distribution: Bi-directional LVDS




PCIe and Ethernet




Switched Data Communication: ≤ 12 Slot System



Switched Data Communication: Simple 4 Slot System




PCIe Topology




		Port	Slot:	#1	#2	#3	#4	#5	#6
Common	1Gb	0	✱						
		1							
	SAS/SATA	2							
		3							
Fat Pipe	PCIe or SRIO	4	✱						
		5							
		6							
		7							
ipe		8							

Architecture : PCIe with Hot-Swap



Architecture : PCIe with Hot-Swap



MicroTCA.4 Communication Links

