


Passive CMOS Strip Sensors



Naomi Davis
November 8th

Motivation



The need for alternative silicon sensor designs

The current status:

- Silicon sensors as the main tracking device in HEP
- Demand to cover ever-larger area (sensors as the main cost-driver)
- Current technology only available from few foundries

Passive CMOS technology:

- Simplified CMOS process without active elements
 - Fast, large-scale production
 - Possible cost reduction
 - Wafer-scale industrial production (wafer size $\geq 200\text{mm}$)
 - Many technology nodes to choose from
 - Designs are easy to port if e.g. company stops producing



Sensor Design

Stitched passive strip sensors on an 8" wafer

Specs

- LFoundry: 150nm process
- High resistivity wafer: 3-5 k Ω cm
- Strip pitch: 75.5 μ m
- Designs: Regular and Low dose 30 μ m/55 μ m



Stitching

- Connect neighbouring reticles to obtain larger sensor
- Masks up to 1cm²: Long strips (4.1 cm) & Short strips (2.1 cm)

Sensor Studies

- Irradiation of sensors, TB measurements
- Edge TCT
- Lab tests with Sr-90 source
 - Charge collection at stitched areas (stitching successful!)

Next Up: Submission of new sensor design



Source: <https://arxiv.org/pdf/2204.00501.pdf>

Thank you.