

QC/QA for WP02

Maciek Kudla,

LLRF Collaboration Workshop, Cracow April 18, 2011





Contents



- Mission of QC/QA in WP02
- General remarks on QC/QA
- ISO 9000 basics
- QC/QA for WP02
- Closing remarks







Mission of QC/QA in WP02 is help in:

- delivery to XFEL GmBH LLRF system fulfilling the project requirements
- effective usage of existing resources during WP02 lifetime






- Proposed QC/QA methods are based on ISO 9000 family* standards and uses the vocabulary defined there, but are not fully implementing the standard requirements to minimalize the charges of QC/QA for WP02 team
- The proposed ideas are essential for hardware, but they can be implemented also in other domains (firmware/software, operation)
- WP02 is now in conceptual design phase (partially in design phase)
 PDCA cycle is proposed for WP02 during this phase

* ISO 9000 Standards family:

- **ISO 9000:2005 -** Quality management system Fundamentals and vocabulary
- ISO 9001:2008 Quality management systems Requirements
- ISO 9004:2000 Quality management systems Guidelines for performance improvements
- ISO 9004:2000 Guidelines on Quality and/or Environmental Management Systems Auditing






ISO 9001 requires for the project:

- quality manual describing the process-oriented structure of the WP02 (goals and the rules for QC/QA)
- definition of the processes, its sequences and interaction of processes
- definition of the documents (Process Descriptions, Documented Procedures, etc.) to control the processes
- control of documents and processes









Six basic ideas for "Documented Procedures"

- **1.** Control of documents
- 2. Control of records (i.e. : measurements, tests, etc.)
- 3. Internal audits (not foreseen by XFEL)
- 4. Control of "nonconformities" (i.e.: not conform products)
- 5. Preventive actions
- 6. Corrective actions










PDCA, Deming Cycle

- **1.** Plan. Recognize an opportunity and plan a change.
- 2. Do. Test the change. Carry out a small-scale study.
- 3. Check. Review the test, analyze the results and identify what you've learned.
- 4. Act. Take action based on what you learned in the study step: If the change did not work, go through the cycle again with a different plan. If you were successful, incorporate what you learned from the test into wider changes. Use what you learned to plan new improvements, beginning the cycle again.



LLRF Collaboration Workshop, Cracow, April 18, 2011





QC/QA methods for WP02 1/9



WP02 – Hardware Breakdown

					Destir	nations ->			XFEL						Chechia	Vertical test Stand	Lab Test Stand	XFEL Test Stand	Production Test Stand	Spares	Total
_	#	Item	Туре	Manufacturer	Responsible	Decigner	Comment	Labels	FL	?	?	MH	MH	?	?	?	?	?	?		
_	_		Rack Container	Manufacturer	WW		Comment		50	00	4	00	0	2	2	2	4	2	2	4	┝──┤
	<u> </u>	Container				WW, MH		01	58	0?	4	0?	7	7	7	7	1	7	7	1	
	2	LOGM	19" module		MH	LZ, MZ		02	58												$ \longrightarrow $
	3	ADCM	19" module		MH	JP		03	58												
	4	REFM	19" module		HS	TL		04	58												
	-	PIEZOM	19" module			KP		05	58												
	6	DWCADCM	19" module		TJ	JP, TJ		06	?												
	7	xTCA	xTCA crate		TJ	TJ		07	58		4	?	?	?	?	?	2	1?	1?		
м	8	uRFB	xTCA backplane		KC	PP		08	58												
0	9	xTCA PS	xTCA PS		TJ	TJ		09	58												
d	10	uMCH	xTCA AMC		KR	KR	MCS	10	58												
u	11	uCPU	xTCA AMC		KR	KR	MCS	11	58												
1	12	uinterlock	xTCA AMC		KR	KR	MCS	12	58												
е	13	uTiming	xTCA AMC		KR	KR	MCS	13	58												
s	14	uADCHP	xTCA AMC		KR	KR	MCS	14	58												
	15	uADC	xTCA AMC	Struck	FL	Struck		15	326												
	16	uTLC	xTCA AMC		DM	DM		16	58												
	17	uAMCTEST	xTCA AMC		KC	DS.		17	?												
	18	uDWC	xTCA RTM	1	MH	JP, PB		18	326												
	19	uVM	xTCA RTM		КС	IR		19	58												
	20	uLOG	xTCA RTM	Itech	FL	Itech		20	58												
		тмсв	mezzanine	Itech	TJ	Itech		21	?												

Financial Codes

XFEL Flash AMTF REGAE PITZ


Preliminary!!!







QC/QA methods for WP02 2/9



WP02 – Software Breakdown

					Destinations ->				REGAE	PITZ	СМТВ	Chechia	Vertical test Stand	Lab Test Stand	XFEL Test Stand	Productio n Test Stand	Total
						MG	VA	VA	MH	MH	WC	?	WC	?	?	?	
	#	ltem	Firmware	Depends	Server												
			Responsible	on	Responsible												
11		RF controller (basic functionality)	Jalmuzna		Hensler	28	6	3	1	1	1	?	?	1	?	?	
11		Board communication interface	Jalmuzna		Hensler	28	6	3	1	1	1						
	3	Piezo controller	Przygoda		Walla	26	3	3	0	0	1						
	4	Finite state machine		2	Hensler	28	6	0	0	0	0						
_	5	Signal calibration (VS / GUN)	Jalmuzna	2	Ayvazyan	28	6	3	1	1							
	6	Quench detection/ handling	Jalmuzna	1,2	Ayvazyan	26	5	0	0	0							
a	7	Detuning measurment /compensatior	Pzygoda	1,2	Pzygoda	27	5	3	0	0							
S L	8	Learning Feed Forward	Jalmuzna	1,2	Schmidt	28	6	0	1	1							
ŝ	9	Output Rotation correction	Jalmuzna	1,2	Schmidt	28	6	0	1	1							
l ° I		FF/SP trajectory optimization	Jalmzna	1,2	Schmidt	28	6	4	1	1							
'		Beam loading compensation	Jalmuzna	1,2	Schmidt	27	5	0	0	0							
F	12	Exception detection/ handling	Jalmuzna	1,2	Schmidt	28	6	0	1	1							
u u		Performance statistic measurments		1,2	Cichalewski	28	6	3	1	1							
n	14	DAQ		1,2	Cichalewski	28	6	0	0	0							
c	15	Calibration box software	Jalmuzna	1,2	Szewinski	54	6	0	0	0							
t		Controller parameter design	Jalmuzna	1,2	Pfeiffer	28	6	0	0	0							
l i l		Beam based control	Jalmuzna	1,2	Schmidt	5	6	0	0	0							
0	18																
n		Breakdown															
s		Front end server applications			Hensler	56	6	3	1	1							
1	21	Middle layer server applications			Hensler	28	6	0	1	1							
1	22	Interconnection RF station			Schmidt	20	6	0	0	0							
1	23	Cavity tuning applications			Ayvazyan	28	5	3	0	0							
	24	Module test routines	Jalmuzna		Ayvazyan	1	1	3	1	1	1						
	25																

Financial Codes

XFEL
Flash
AMTF
REGAE
PITZ

Preliminary!!!








For design (prototype) phase:

PDCA (Plan, Do, Check, Act) Cycle = (Deming Cycle)



LLRF Collaboration Workshop, Cracow, April 18, 2011








For design (preproduction) phase:

PDCA (Plan, Do, Check, Act) Cycle = (Deming Cycle)



procedures for production phase

LLRF Collaboration Workshop, Cracow, April 18, 2011








For the production phase following procedures (steps) are proposed:


- producer tests (*established by producer and WP02*) -> Producer Test Report (PTR)
- incoming test at DESY -> Incoming Inspection Report (IIR) (following Incoming Inspection Plan (IIP) and Incoming Inspection Instruction (III))
- 3. assembly to the crate, rack or other functional entity and functional tests -> Assembly Inspection Report (AIR)
- 4. transport to the storage








QC/QA methods for WP02 6/9



WP02 Process Map (1/2)



that processes of the design-, development-, qualification- and purchasing stages are not included.






QC/QA methods for WP02 7/9




WP02 Process Map (2/2)



*Note: The WP02 process map shows processes of the following stages: assembly, acceptance test, installation in tunnel, commissioning in tunnel and acceptance test in tunnel. This means that processes of the design-, development-, qualification- and purchasing stages are not included.







All design documents are stored on MSK disk (EDMS) in the common file structure (e.g.):

0Schedules&Plans 1Specification (FL template) 2Design 21Version 1... 211Schematics 212PCB 213Assembly 214Tests 215DesignFeedback 2nFinal version 3Datasheets 4Final documentation 41Manual 42QA Docs

A sample of such structure is on MSK disk: \mkudla\public\uTCA_DWC8300_RTM_PROPOSAL\







WP02 Hardware Responsibility Chart (Version 1.0)

		Desy						Т						ISE							IFJ	Т		IPJ				DM	CS			Т	lt	tech	Т	Stru	ıck					
	Holger Schlarb	Bibiane Wendland	Daniel Kuehn	Bart Szczepanski	Frank Ludwig	Hennig Weddig	Matthias Hoffmann	Tomasz Jezynski	Mariusz Grecki	Torsten Lamb	Kay Rehlich	Holger Schlarb		Pawel Barmuta	Dominik Sikora	Jan Piekarski	Krzysztof Czuba	Lukasz Zembala	Mateusz Zukocinski	Samer Bou Habib	lgor Rutkowski	Pawel Przybylski		Wojciech Wierba	Krzysztof Oliwa	Eryk Kielar	Jaroslaw Szewinski	Ignacy Kudla		Tomasz Pozniak	Dariusz Makowski	Aleksander Mielczarek	<u> Wojciech Jalmuzna</u>	Konrad Przygoda	Pawel Predki			Uros Mavric	Borut Repic	Andreas Gruttner		
LLRF Container A		_	_	_	_	_	_		-		_	_		_	-									ſ			T							_	_		T	T		T	-	
LOGM																																										
ADCM																																										
REFM																				Γ																						
PIEZOM																																										
DWCADCM																																										
XTCA																																										
uRFB																																										
XTCA PS																																										
МСН																																										
CPU																																										
Interlock																																										
Timing																																										
uADC HP																											_															
uADC																																				$ \rightarrow $						
uTLC																																				\rightarrow	_					
uAMCTEST																																				\rightarrow					+	
uDWC																																				\rightarrow	\rightarrow	$ \rightarrow $			_	
uVM																																						$ \rightarrow $			_	
uLOG																											+									\rightarrow	_		_		_	
ТМСВ																																										

Process Owner Process Responsible Process Assistance

Preliminary!!!






QC/QA methods for WP02 10/9



WP02 labeling and Hardware DB Proposal

1		8
0 2	1 7 0	4 0 0
Workpackage	Module type	Serial number
01 RF 02 LLRF	01 ContainerA	0001 first produced module
03 ACC modules 04	17 uTCA ADC	0400 last produced module
	98 LLRF Storage 2 99 LLRF Storage 1	



"Double Click" procedure (installation, deinstallation) proposed to KDS support (under discussion)

										Fields										
	Names					Version			Labels		Soft	tware (SVN,	CVS)	Qu	ality Docs (E	DMS docume	nts)		Othe	rs
Item name	Item Abbreviation	Item Type	Item contact	Version	Revision	Ordering Option	Manufacturer	Producer Serial Number	Electronic Key	MCS Label	Firmware Reference	MMC Software Reference	DSP Reference	Producer Test Report	Inspection	Incoming Inspection Instruction (III)	Incoming Inspection Record (IIR)	Link to History Events	Link to Graphical Interface (cables)	Location
		xTCA AMC	FL	1.0	2.0		Struck			02_15.0001_000						P_ADCA_2				02_07.0002_000
xTCA_ADC_AMC		xTCA AMC	FL	1.0	2.0		Struck			02_15.0002_000						P_ADCA_2				
xTCA_ADC_AMC	uADC	xTCA AMC	FL	1.0	2.0		Struck			02_15.0003_000						P_ADCA_2				02_98.0021_000
		xTCA_RTM																		
xTCA_uTL_AMC	uTLC	xTCA AMC																		
xTCA_LLRF_Crate	xTCA	xTCA_crate								02_07.0002_000										02_01.0021_000
Container	Container	Rack Container								02_01.0021_000										
LLRF_Storage1	Storage1	LLRF_Storage								02_98.0021_000										
					1													1		





QC/QA methods for WP02 11/9



WP02 Incoming Inspection Plan IIP (sample)

Some general remarks:

- All designed functionalities should be tested,
- All specified performances should be checked,
- Elaboration of final IIPs essential for preproduction/production stage is an iterative process made during the design stage
- All device designs should be preceded by device specifications

	WP02	Low Level RF		Quality Assurance Management
u	TLC_AMC modu	lle Incoming Inspection Plan		P-UTLC-2_IIP
Created M.Ku	ıdla	Initial date 07.03.2011	Revision n	o. 1.0 (30.03.2011)

1. Process overview			
Trigger of procedure P-UTLC-1	Process owner Holger Schlarb (WP02)	Involved in procedure D.Makowski, M. Kudla,	Customer of procedure
		P.Mielczarek	P-UTLC-3
Purpose:	Acceptance tests of uTLC	board. Board commissioning -	functionality tests.

Input	Process step	No	Involved	Output
Component				
types: uTLC v1.0				
	Preparation of WP02 labels	1	Kudla	Label
	Updating of WP02 Equipment list with received	2		
	modules			
	1. WP02 label (on board and on front panel)			
	2. PCB serial label			
	3. Module Electronic Id. Number			
	Firmware Startup (Version & Revision)			
	5. Ordering options			
	Visual inspection (soldering of components,	3		
	connectors, etc). Fitting to crate, to backplane,			
	to RTM.			
	Supply voltage and currents checks	4		
	MMC, board configuration tests (IPMI)	5		
	Clock performance tests	6		
	FPGA downloading check (Jtag, IPMI, PCIe,	7		
	PROM, SPI)			
	PCIe performance tests*	8		
	QDR/DDR2/Flash memory tests	9		
	DSP and its FPGA interface tests (max. transfer	10		
	speed, interrupt handling time measurements)			
	SFP performance tests*	11		
	GbE performance tests*	12		
	RIOs performance tests*	13		
	RTM interface check	14		
	Front panel In, Out signals check	15		
	Backplane signals - interlock, clock A/B, trigger	16		
	(MLVDS) tests			
	Front panel LEDs and on board switch check	17		
	Voltage, currents (voltage ripples, transients) at	18		
	full board load measurements			
	WP02 Equipment list update with received	19		
	module location and status			

~Etc.~

~Etc.~





QC/QA methods for WP02 12/9



WP02 Incoming Inspection Instruction III (sample)

2. Process sequence I

WP02	Low Leve	el RF		Quality Assurance Management
ADC_AMC modu	le Incoming Inspectio Quality	on Instruction - C	lock	P-ADCA-2*6
Created M.Kudla	Initial date 07.03	.2011	Revision no	. 1.0
1. Process overview				
Trigger of procedure P_ADCA_2 Purpose:	Process owner Holger Schlarb (WP02) Acceptance test of change	р Р	ustomer of rocedure _ADCA_3 n clock signal routing.	
Scope:	XFEL project			
Phases:	Prototype v1.0 rev2.0 test			

~Etc.~

nput	Process step	No	Involved	Output
Component ypes: SIS 8300 v1.0 r2.0				
	Setup test stand as described in: DWC8300_SIS8300_Distort 300_DWC8300/Summary and The following components were used for the SIS8300, DWC8 - DWC8300 Rev. 1.0 (Supplied by external low noise power su - SIS8300 5/10, #004 - SSA E5052B, Agilent Phase Noise Analyzer - Differential to single Probe (self made using mini-circuit tran - 19" LO-Generation Module 1300MHz -> 1354MHz, 1309M - ELMA uTCA crate - PSI 1.3GHz DRO - FPGA ADC readout - Non-IQ Detection (matlab source)	300 com upply, u	nfiguration: IRTM meanwhi er)	le ready)
	Measure clock jitter at at the U230 phase shifter input	2		screensho
	Measure clock iitter at the SIS8300, U230, AD9510 input at			

powered OFF	1		1
Measure RTM clock signal at U230 (pins:10,11)	10		Screenshot
Measure ADC4 clock signal at U71 (pins:1,2)	11		Screenshot
Prepare the report referring to the DWC8300_SIS8300_Distortions\06_01_11_SIS8 300_DWC8300\Summary	12		Report







- For the success of QC/QA the collaboration of all members of WP02 team necessary. I am open to review presented ideas and I count on your help,
- Quality Management Plan (preliminary) for CDR prepared following XFEL template recommendations,
- Slide templates on process map and responsibility table comes from Frank Eints (WP01). I am also very grateful to him to practical introduction into the QC/QA issues

