




CLUSTER OF EXCELLENCE QUANTUM UNIVERSE



CMS HGCal Software

Calibration and Electronics Mapping

DESY R&D Retreat January 19 2024

Juliette Alimena, Freya Blekman, Andreas Hinzmann, Jeremi Niedziela, Lovisa Rygaard

The High Granularity Calorimeter (HGCal)


Part of the CMS Upgrade: to replace the existing **endcap** Preshower, Electromagnetic Calorimeter (ECAL) and Hadronic Calorimeter (HCAL)

47 layers covering $1.5 < \eta < 3.0$:

CE-E: Si sensors

CE-H: Si sensors and Scintillator tiles

6M Silicon channels in total 240k Scintillator channels in total with SiPM read-out





Design & Tests of Tilemodules for the CMS HGCAL - see <u>Gabriele's talk</u> QC for tiles and Tilemodules for the CMS HGCAL - see <u>Ji-Hao's talk</u> CMS HGCal Software: Calibration and Mapping - this talk

CMS HGCal Software

DESY Contributions

Total event size of HGCal expected to be 2.5-3.5 MB → approx. 40% of the total CMS event size

→ Important to be able to decode this data fast enough to not compromise the time spent on the

CMS High Level Trigger (HLT)


From Raw Data to Calibrated reconstructed hits:

Raw data to DIGI format by the unpacker

Electronics Mapping - Lovisa Rygaard

DIGI to Calibrated Reconstructed Hits by the RecHit Producer

- Calibration Constants from DQM
- Calibration Calculations on GPU Jeremi Niedziela



RAW Data

Electronics Mapping

HGCal Electronics Mapping

We need to be able to efficiently geometrically identify a sensor when unpacking the raw data, and to emulate the packing of digis using geometrical simulation:

Using IDs stored as 32-bit words in CMSSW:

HGCal Electronics ID

	Range	#bits
Common mode channel flag	1	1
FED ("S-link x DAQ")	0-575	10
Capture Block	0-9	4
ECON-D idx in capture block	0-11	4
ECON-D eRX	0-11	4
½ ROC channel	0-36	6

GCal Scintiliator Detector ID	HGCai Silicon Detecto	
#bits	#bit	IS
//O O	tv 100	


	#bits
type	2
ring	8
iphi	9
layer	5
z-side	1
trigger	1
SiPM size	1
detector type	4

	#bits
type	2
cell u	5
cell v	5
wafer u	4
sign wafer u	1
wafer v	4
sign wafer v	1
layer	5
z-side	1
detector type	4

We do this by mapping out all necessary ID information to uniquely identify each module and cell

HGCal Electronics Mapping

Workflow



The mapping files contain all electronic and geometrical information of each module and cell

→ 3 text files: 1 for all module types, 1 for Si cells, 1 for SiPM-on-tiles

The Mapping Producer parses the mapping files and store the information in Structure Of Arrays (SoA)

- → used for running on GPU (with the alpaka library)
- → 2 SoAs: Module SoA and Cell SoA

The Index Producer and the Indexer provides dense indices of modules and cells which are assigned to the SoAs

→ modules and cells of same type are grouped together to optimize the memory assignment for types with varying sizes

Silicon Geometry


Modules and Cells


The geometrical position of a sensor is given using the variables

- O U
- 0 V

Mapping the geometrical positions is done in two steps:

- o module location in a layer
- o cell location in a module





Scintillator Geometry


Tileboards and Tiles

The geometrical position of sensor is given using the variables:

- o iring
- о і-ф

Mapping the geometrical positions is done in two steps:

- tileboard location in a layer
- o tile location on a tileboard



Tiles

Structure of Arrays

Stores all information needed for the Electronics and Detector IDs

Raw Electronics ID is calculated as: Module eleid + Cell eleid for both Si and SiPM SoAs

Similarly, the raw Detector ID is retrieved as: Module detid + Cell detid for Si SoA

The raw Detector ID for SiPM dependents on combined information of module and cell → created using a help function with input from both SoAs

Time of retrieving the	raw Electronics Id and	d Silicon DetectorIds 6M times:	

Raw value	Method	Time to retrieve
Electronics ID	module eleid + cell eleid	0.7 µs
Silicon Detector ID	module detid + cell detid	0.3 µs
Scintillator Detector ID	getSiPMDetectorID(zside, plane, module u, celltype, cell u, cell v)	2ms

Compared to retrieving SiPM DetectorId 390k times

Module SoA	Cell SoA
z-side	iscalib
isSiPM	isSiPM
typeidx	typeidx
u / iring	u / iring
v / iphi	v / iphi
celltype	cellidx
fedid	chip
slinkidx	half
captureblock	seq
econdidx	rocpin
captureblockidx	triglink
eleid	trigcell
detid	trace
	t
	eleid
	detid


This only has to be done once at the start when filling the SoAs, and not event by event

Indexing

The sequence of the indices for the SoAs correspond to the sequence of the readout channels of the modules

The dense indexing for a fixed system with N components is given as:

$$rtn = i_N \times \left\{ \max_{n-1} + i_{n-1} \times \left[\max_{n-2} + i_{n-2} \times (\cdots) \right] \right\}$$
 max elements expected in category N-1



MH: HD Module

LD Module

However, different modules have different packet sizes

→ the dense indexing is implemented separately for each module type

Modules of the same type are grouped together and the offsets for the modules types in the readout sequence are pre-computed

The index of each readout-type is assigned the same value for the modules and cells

→ can be used to determine if a cell is part of a module

Calibration

HGCal Calibration


The calibration of the digis are handled by the RecHit Producer


- accessing calibration constants
- deciding which calibrations to apply
- preparing collections of digis
- creating RecHit objets with needed information

Each hit has to be calibrated:

- o ADC vs. ToT mode,
- o pedestal,
- Common Mode,
- o previous bunch crossing,
- 0 ..
- ADC/ToT to energy conversion.

Example on the right → pedestal subtraction






HGCal Calibration

These operations have to applied to large collections and all operations have to be very fast to fulfill the trigger timing requirements

Calibration implemented with GPU/CPU support:

- for operations which RecHit Producer needs to perform calibration
- o factor 10 speed-up for a realistic number of hits/event
- validating on test-beam data



Summary and Status

The ongoing DESY efforts to the HGCal Software:

Calibration:

Implemented GPU/CPU support for calibration calculations with a factor 10 speed-up Validation is done on test-beam data

Electronics mapping:

Successfully implemented **efficient mapping** between electronic and geometrical identifiers Logic completed for implementation in the **official CMS Software** CMSSW_14_0_0_pre2 Geometry mapping to be updated again at a later stage as it is still being updated

Simulation of SiPM-on-tile stack in DESY testbeam:


Simulation work just started

Backup Slides



Raw Data Sizes

The size of the packets by each module is most probably corresponding to the ML type with 6 eRx but can vary widely



		Counts / 120			
Typeco	de	deg	#eRx	Max #words	EDMS
MH-F	HD 0	727	12	468	2809974
MH-T	HD 1	14	4	156	n/a
МН-В	HD 2	52	8	312	2810066
MH-L	HD 3	26	4	156	2889486
MH-R	HD4	26	4	156	n/a
ML-F	LD 0	2934	6	234	2805119
ML-T	LD 1	136	3	117	2909078
ML-B	LD 2	130	3	117	2720157
ML-L	LD 3	46	3	117	2966387
ML-R	LD 4	44	3	117	2962095
ML-5	LD 5	208	5	195	2906983

The unpacker will recieve a sequence of complicated structure and packets of widely varying size and has to order them by module type in the SoA

Lovisa Rygaard DESY R&D retreat




Module Type Sequence

The backend groups data in 120 degree sectors and sends out sequencial module data interleaved with some "fine structure" headers

The sequence of the module types is "arbitrary" because:


fiber groups from each cassette contain data from different modules (PP0 connectors)groups of PP0 connectors are further mixed between layers to balance throughput (PP1/PP2)



Lovisa Rygaard DESY R&D retreat

SiPM module types

The newest version of the SiPM module layouts within each layer



Lovisa Rygaard DESY R&D retreat