

#### HDRI Meeting at DESY, May 16, 2011

### Digital readout electronics for segmented detectors A Si(Li) Compton Polarimeter Demonstrator

Joint activity of AP(GSI), EE(GSI), IPE(KIT)

Uwe Spillmann GSI, AP

E. Badura<sup>1</sup>, M. Balzer<sup>4</sup>, K.H. Blumenhagen<sup>2</sup>, H. Bräuning<sup>1</sup>, J. Hoffmann<sup>1</sup>, K. Koch<sup>1</sup>, N. Kurz<sup>1</sup>, R. Märtin<sup>1,2</sup>, S. Minami<sup>1</sup>, W. Ott <sup>1</sup>, U. Spillmann<sup>1</sup>, Th. Stöhlker<sup>1,2,3</sup>, G. Weber<sup>3</sup>, M. Weber<sup>4</sup> <sup>1</sup>GSI, Darmstadt, Germany; <sup>2</sup>PI, University of Heidelberg, Germany; <sup>3</sup>HI Jena, Germany; <sup>4</sup>IPE, KIT, Karlsruhe, Germany

# Motivation



#### We have: Segmented Semiconductor Detectors with VME / NIM readout electonics

- pro: modular, reliable
- con: loss of detector features, form factor, power, heat, costs per channel

#### We want: a "blue print" for detector readout electronics for segmented detectors incl. DPP

- access additional signal features (eg. sub strip resolution by image charge readout)
- higher rate acceptance
- double hit correction / pileup reduction
- scalable: (1 ch to 1000 ch)
- compact form factor, less power and heat
- reduced cost per channel

#### Strategy:

- build a first demonstator with existing hardware (if available)
  -> Si(Li) DSSD (thick) + Digital Readout + DAQ environment
- DPP (Digital Pulse Processing) of simple signals should be done on FPGA onboard directly
- DPP of complex signals/event histories on dedicated computing hardware (KIT)

# **Typical setup with VME/NIM electronics**



## Planar structured semiconductor detectors 2D Si(Li)-strip-detector



### **Position sensitive structure**

32
64 mm
2 mm
~50 µm
4100 mm²



IKP, JZ-Jülich (now Semikon GmbH)

HELMHOLTZ

**ASSOCIATION** 

## **Planar structured semiconductor detectors** 2D Ge(i)-µ-strip-detector

HELMHOLTZ ASSOCIATION



Energy, Timing, Position

absorption (photons): ~100% for 60 keV ~80% for 122 keV 128 strips, 250µm pictch 48 strips, 1167µm pictch => 6144 Pseudopixel ~2.1 keV @ 60 keV ca 50 kg 2 kg per day crystal-temperature: -160 C

> D. Protic, T. Krings; IKP, JZ-Jülich (now Semikon GmbH)

## **Detector during wire bonding**





D. Protic, T. Krings; IKP, JZ-Jülich (now Semikon GmbH)

### **Detector signals**

### Detector signals (resistive feed back preamp)

Rise time (10/90): Decay time (10/90): Gain (per MeV): ⇒X-ray (E=100 keV): ~ 120 ns ~ 1000 μs 55 mV ~ 5-6 mV



Dynamic range (0 keV - 300 keV) for our applications: 0 mV to 15 mV



## New readout chain



# SiLiVer

### A single-ended to differential fast linear amplifier

SiLiVer – Amplifier

#### 2 stage fast linear amplifier (K. Koch, GSI-EE) band width (-3dB,-6dB): 250 MHz, 500 MHz

1. stage G=+20, 0.95nV/sqrt(Hz) single-ended to single-ended

2. stage G=+2, 20nV/sqrt(Hz) single-ended to differential

Requirement: compact form factor -> will be/is mounted inside the preamp housing





## Febex2 – Frontend ADC board





#### • 8 channel pipeline ADC Front End Board with optical link Extension.

• 65 Ms/s at 12 bit resolution

- contains trigger logic, time stamp logic
  - 8 differential analog inputs +/-1V
    - 16 differential

LVDS I/O

• 2 fiber optic data transceivers

(2.5 Gb/s SFP)

Hardware design and coordination: FPGA code development: MBS-readout: J. Hoffmann (GSI-EE) W. Ott (GSI-EE), S. Minami (GSI-EE) N. Kurz (GSI-EE)

Page 10



Option 1: external trigger external trigger -> LEVCON -> TRIXOR(PC) -> LEVCON -> FEBEX2

Trigger

Option 2: Self triggering system All channels are sampled continuously. An intelligent trigger algorithm in the FPGA of the FEBEX2 detects true events and sends a trigger signal to LEVCON. FEBEX2 -> LEVCON -> TRIXOR(PC) -> LEVCON -> FEBEX2

### **Count rate capability – raw data**



#### **512 sample points/(strip \* event)**: (512 \* 2 byte -> 1 kByte/(event\*strip) 512 samples / 65 MS/s = **7-8 μs window**

on average 4 strips for each event: 4 kByte/event or 32 kBit/event





Data reduction for online removal of data belonging to channels that detected only noise is implemented.

## **Current Status**



- all individual parts are produced
- DAQ: FEBEX2, LEVCON, TRIXOR, PLEXOR are tested and ready
- DAQ and SiLiVer show expected behaviour with puls generator
- started to integrate SiLiVer boards into Si(Li)-Polarimeter housing (last week)

## **Next Steps**

#### **Next Steps:**



- reduce noise pickup
- take raw data for detailed offline analysis of DPP algorithms
- implementation of a simple but reliable online analysis into FPGA for (E,t,x)
- FIRST EXPERIMENTS

#### **Near Future:**

- KIT: select/develope dedicated hardware and complex algorithms to extract additional features from the detector signals (eg. image charge signals)
- move from discrete preamps to mixed ASICs: better resolution without huge numbers of cooled FETs (maintenance issue)
- low energy spectroscopic x-ray µ-strip detectors (2 keV 20 keV)