




CE65 Measurements and Results

- Introduction
- CE65-v1
 - Pixel pitch impact
 - Process impact
- CE65-v2:
 - Pixel pitch impact
 - Process impact
- Digitization

- Benefits : 65 nm vs 180 nm
 - Better spatial resolution due to smaller feature size
 - Larger wafers : 300 mm vs 200 mm => final sensor : 27x9 cm²
 - Lower power supply : 1.2 V vs 1.8 V => Low power consumption
 - Lower material budget : thinner sensitive layer ($\sim 10\mu m$)
- Provides 2D stitching
- 7 metal layers
- Process modifications for full depletion:
 - Standard (no modifications)
 - Modified (low dose n-type implant)
 - Modified with gap (low dose n-type implant with gaps)




<https://doi.org/10.1016/j.nima.2017.07.046>



<https://iopscience.iop.org/article/10.1088/1748-0221/14/05/C05013>


ALICE DETECTOR LS3 UPGRADE: ITS2 (180 nm) → ITS3 (65 nm)

[R. Ricci, PSD 2023](#)



ALICE – general purpose detector at LHC:

- Tracking (100 MeV/c – 100 GeV/c)
- Particle identification: π , K, p, e (0.1 – 50 GeV/c)



ITS2:


([S.Beolé, iWoRiD 2022](#))

- 7 layers of MAPS
- TJ 180 nm CMOS
- 12.5 Giga pixels
- Pixel size: $27 \times 29 \mu\text{m}^2$
- Water cooling
- **0.3 % X_0 / inner layer**


ITS3

([M. Šuljić, iWoRiD 2023](#))



- 4 outer layers of ITS2
- 3 new fully cylindrical inner layers
 - Sensor size up to $27 \times 9 \text{ cm}$
 - Thickness $\leq 50 \mu\text{m}$
 - No FPCs
 - Air cooling in active area
- **0.05 % X_0 / inner layer**



- Submitted in December 2020
- Main goals:
 - Learn technology features
 - Characterize charge collection
 - Validate radiation tolerance
- Each reticle ($12 \times 16 \text{ mm}^2$):
 - 10 transistor test structures ($3 \times 1.5 \text{ mm}^2$)
 - 60 chips ($1.5 \times 1.5 \text{ mm}^2$)
 - Analogue blocks
 - Digital blocks
 - **Pixel prototype chips: APTS, CE65, DPTS**




- 2 matrix sizes
 - 64×32 with 15 μm pitch
 - 48×32 matrix with 25 μm pitch
- Rolling shutter readout (50 μs integration time)
- 3 in-pixel architectures:
 - AC-coupled amplifier
 - DC-coupled amplifier
 - Source follower
- 4 chip variants:
 - **Standard process 15 μm pitch**
 - Modified process 15 μm pitch
 - **Modified process with gaps 15 μm pitch**
 - Standard process 25 μm pitch
- Fabrication in September 2021
- Presented results from CERN PS beam test : May 2022



CE-65 nm VARIANTS: PIXEL PITCH AND PROCESS

Variant	Process	Pitch	Matrix	Sub-matrix
CE65-A	std	15 μ m	64 $\times$ 32	AC/21, DC/21, SF/22
CE65-B	mod_gap	15 μ m	64 $\times$ 32	AC/21, DC/21, SF/22
CE65-C	mod	15 μ m	64 $\times$ 32	AC/21, DC/21, SF/22
CE65-D	std	25 μ m	48 $\times$ 32	AC/16, DC/16, SF/16



BEAM TEST SETUP

Telescope:

Reference Arms : 4 ALPIDE planes for track reconstruction

DUT : CE65

TRG : DPTS

Test beam:

May 2022 at CERN-PS

Support provided by Alice Collaboration


4 frames for
each event



Pedestal map
Noise map



Calibration file



Data acquisition:





EUDAQ2

Event reconstruction
algorithm and data analysis
framework:

Corryvreckan





Noise run-Beam run:
correlated double sampling
method (**CDS**)

PIXEL SIZE IMPACT





A. Kumar, AIDAinnova 2024

PROCESS MODIFICATION IMPACT







PROCESS MODIFICATION : CHARGE SHARING





Charge sharing (std) > Charge sharing (mod)

PROCESS MODIFICATION : SPATIAL RESOLUTION



Residual (std) < Residual (mod)

- AC-coupled only
- Three processes (STD, GAP, BLANKET)
- Three pixel pitch values (15 μm , 18 μm , 22.5 μm)
- Pixel arrangement







- An option for window readout
- Beam tests done @ SPS (April 2024) & ongoing @ DESY





Objective : Measure the spatial resolution as a function of the pixel's pitch and geometry

Chips that were tested (HV: 4 V & 10 V)

- 22.5 GAP SQ - PCB7 (Prague)
- 22.5 STD SQ - PCB18 (Zurich)
- 18 GAP SQ - PCB2 (Strasbourg)
- 18 STD SQ - PCB23 (Prague)
- 15 GAP SQ - PCB19 (Zurich)
- 15 STD SQ - PCB6 (Zurich)
- 22.5 GAP HSQ - PCB5 (Strasbourg)
- 22.5 STD HSQ - PCB4 (Strasbourg)
- 18 GAP HSQ - PCB3 (Strasbourg)
- 18 STD HSQ - PCB24 (Strasbourg)

Bonus: additional runs were performed with a high number of events to study in-pixel resolution





SPATIAL RESOLUTION SUMMARY

PCB	Geo	Process	Pitch(um)	HV(V)	Sp. Res.(um) (telescope resolution subtracted)
10	SQ	GAP	22.5	10	~5.1
02	SQ	GAP	18	10	~4.1
19	SQ	GAP	15	10	~3.2
18	SQ	STD	22.5	10	~2.4
23	SQ	STD	18	10	~1.8
06	SQ	STD	15	10	~1.3

Telescope resolution: **~2.1um** (Calculated from <https://mmager.web.cern.ch/telescope/tracking.html>)



What is required from a sensor?

- Fast Readout → Digital Readout
- Low spatial resolution → Analog Output
- Radiation tolerance...
- etc

Is there any trade-off that we preserve the spatial resolution without sacrificing the readout speed?



What if we use two bits for digitization, three or maybe four instead of 1 bit?

DIGITIZATION* : SEED PIXEL SIGNAL – 2 BITS EXAMPLES





*PhD Gaëlle SADOWSKI

DIGITIZATION*: THE IMPACT OF THE NUMBER OF BITS ON THE POSITION RESIDUALS





analog → red fit, 1 bit → purple fit, 2 bit → green fit

*PhD Gaëlle SADOWSKI



*PhD Gaëlle SADOWSKI

DIGITIZATION: EFFECT OF THRESHOLD VALUE ON THE POSITION RESIDUALS









*PhD Gaëlle SADOWSKI

Hasan Darwish, DPG 2024

@ IPHC



2x2x2 um collection electrode





<https://arxiv.org/pdf/2303.18153.pdf>




Fig. 1: *n*-gap layout example of the Tangerine sensor.






Fig. 2: Generic 3D TCAD simulation of the *n*-gap layout.







From these figures
we have drawn this
(*n*-blanket not shown for clarity)

@ APC & UPC
M. Bomben @ F. Voisin

Credits to Fabrice for the layout file



@APC & UPC
M. Bomben @ F. Voisin



X: 8.69162 Y: 3.87093 apc_cmos_ramp_studies-20_cutplane 1.6.3.R (c) Silvaco 2024

- 65 nm Technology is being scrutinized
 - ✓ Impact of pixel pitch
 - ✓ Impact of the process (std, gap, ...)
 - ✓ Impact of pixel geometry
- Digitization is on progress
- TCAD and Allpix² simulation frameworks have reached an advanced level and are important tools to improve the understanding of mechanisms involved in the charge collection process which will impact the spatial resolution as well as other performances.