



Si Detectors for Future Colliders

Dr. Jens Weingarten
AG Kröninger



Physics

- flavour tagging, low p_T tracking, vertex/jet charge determination
- momentum resolution, tracking efficiency, track separation, low p_T fake track rejection
- (up to tertiary) vertex resolution few μm
- momentum resolution $\frac{\sigma_{p_T}}{p_T^2} \approx 2 \times 10^{-5} \text{ GeV}^{-1}$

Detector Requirements

- large lever arm $\rightarrow R_{\min}, R_{\max}$
- coverage $|\cos \theta| < 0.99$ ($\rightarrow \eta > 2.7$?)
- \rightarrow large area (Si Wrapper@IDEA: $\sim 90 \text{ m}^2$)
- single point spatial resolution:
 - $\sim 3 \mu\text{m}$ for vertex detector
 - $\sim 10 \mu\text{m}$ for tracking detector
- time resolution: $\sim 1 \text{ ns}$ ($< 100 \text{ ps}$ for TOF layer)


Environment

- bunch separation 20 - 3000 ns (except CLIC: 0.5 ns), power pulsing@ linear colliders, not @ circular ones
- beamstrahlung (i.e. beam induced background) high for linear, low for circular colliders
- radiation hardness: $O(100 \text{ kRad/yr})$ & $O(10^{11}) n_{\text{eq}}/\text{yr}$
- low mass: 0.1 - 0.2 % X_0 per layer
 (+ beam pipe $\sim 0.14\% X_0$ @ILC or $\sim 0.3\% X_0$ @FCC)
 \rightarrow gas flow cooling
 \rightarrow low power: $\leq 50 \text{ mW/cm}^2$
- low mass services
 \rightarrow power distribution, data rate (silicon photonics?)

Power requirement conflicts with all other parameters

- Low material → Baseline is air flow cooling
 - max. power density not quite clear: 20 - 50 mW/cm²?
- Driving parameters
 - number of channels → pixel pitch, single-point resolution
 - charge collection speed → time resolution
 - data rate → on-chip and off-chip data transfer
 - total surface
- Power sharing
 - Analog part: 25-50% → pixel density, charge collection speed
 - Digital part: 25-50% → on-chip data transfer, clock frequency
 - Output driver: 25%
- Architecture optimization crucial
 - priority encoding, asynchronous design, etc
- Technology: 180nm to 65nm ~50% power reduction
- Disk layers might hinder air extraction

Power Analog (mW/chip)	49.22
Power Bias (mW/chip)	4.5
Power PriorityEncoder (mW/chip)	4.219
Power DigitalPeriphery (mW/chip)	64.27
Power PLL (mW/chip)	18.5
Power Serializer With Data (mW/chip)	86.06
Power Serializer With No Data (mW/chip)	0
Power LVDS (mW/chip)	56.4








Number of common topics to be addressed, but all detector concepts include different Silicon detectors:

- Vertex detector
- Tracking detector
- TOF layer for particle ID





→ Development can (should?) be split into

- extremely high performance: improve space and/or time resolution
 - single-point resolution $\leq 3\mu\text{m}$ non-trivial today
 - timing at small radius very challenging: $O(1\text{ps})$
- high performance, large area: reduce cost per area
 - lower hit density and longer TOF at large radii

Large number of development lines - a selection



And probably many more...
Apologies to all I forgot!






Most focussed on monolithic detectors
But: Hybrid detectors are not dead!

Spatial Resolution


Resolution in each layer depends on

- Pixel pitch
 - most prototypes: 10 - 35 μm
 - in conflict with in-pixel functionality
- Charge deposition \rightarrow sensitive layer thickness
 - epi layer thickness $\sim 10 \mu\text{m}$
 - DMAPS thickness $50 \mu\text{m}$
- Charge sharing
 - charge cloud width vs pixel pitch
 - w/o noise: $\sigma \geq p/2$
- Charge encoding
 - # ADC bits

$\rightarrow \sigma_{sp} \sim 3 \mu\text{m}$ seems achievable



PhD G. Sadowski



Timing Resolution




Many applications

- TOF particle ID
- pile-up suppression
- tracking pattern recognition, shower analysis
- physics of long-lived particles

$\sigma_{total} \sim 35$ ps demonstrated by ATLAS HGTD and others

Directions in R&D

- LGADs, e.g. Resistive Silicon Detectors
 - LGADs with continuous gain layer
 - charge collection through resistive n-layer
- hybrid 3D silicon detectors
- CMOS detectors with gain layer






Large Area

Since there is some confusion in DRD3...

These detectors don't need ultimate performance but **high yield** and **production capacity** (at the vendor and when building modules), **affordable cost**, **efficient connections** and **services**

- reduce production cost for "classic size" sensors
 - hybrid passive CMOS sensors (pixel & strip) → production, interconnection (wafer-to-wafer bonding, etc)
 - monolithic active CMOS strip sensors
- wafer scale sensors
 - stitching (+ bent sensors) → ALICE ITS-3
 - post-process RDL (Belle II iVTX Upgrade: 4 sensors per self-supporting ladder)



Power Consumption

- some of the prototypes reach $\sim 100 \text{ mW/cm}^2$
 - MIMOSIS reports $40 - 70 \text{ mW/cm}^2$,
 - ATLASPix3.1 $\sim 175 \text{ mW/cm}^2$
 - others estimate $10 - 50 \text{ mW/cm}^2$
- max allowable power density not very clear
 - Mu3e (He cooling) reports $\Delta T \leq 50 \text{ K}$ detector temp wrt gas inlet temp for a heat dissipation of 350 mW/cm^2
- subject of DRD7.1

➔ limit not clear, but: **the lower, the better**



➔ **need engineering support**
➔ thermal simulation crucial



Brief considerations about electronics: power

Nicolò Cartiglia, INFN, Torino, VCI2022, 25/02/22


Name	Sensor	node	Pixel size	Temporal precision [ps]	Power [W/cm ²]
ETROC	LGAD	65	1.3 x 1.3 mm ²	~ 40	0.3
ALTIROC	LGAD	130	1.3 x 1.3 mm ²	~ 40	0.4
TDCpic	PiN	130	300 x 300 μm^2	~ 120	0.45 (matrix) + 2 (periphery)
TIMEPIX4	PiN, 3D	65	55 x 55 μm^2	~ 200	0.8
TimeSpot1	3D	28	55 x 55 μm^2	~ 30 ps	5-10
FASTPIX	monolithic	180	20 x 20 μm^2	~ 130	40
miniCACTUS	monolithic	150	0.5 x 1 mm ²	~ 90	0.15 - 0.3
MonPicoAD	monolithic	130 SiGe	25 x 25 μm^2	~ 36	40
Monolith	LGAD monolithic	130 SiGe	25 x 25 μm^2	~ 25	40




			Working Groups							
			WG1 - Monolithic silicon technologies	WG2 - hybrid silicon technologies	WG3 - Radiation hardening	WG4 - Simulation	WG5 - Characterization techniques, facilities	WG6 - Wide bandgap and innovative sensor materials	WG7 - Interconnection technologies	WG8 - Outreach and dissemination
Working Packages	WP1 - CMOS sensors	1.1 Spatial resolution	X			X	X			
		1.2 Timing resolution	X			X	X			
		1.3 Read-out architectures	X			X	X			
		1.4 Radiation tolerance					X			
		1.5 Low-cost large-area CMOS sensors	X	X		X	X		X	
	WP2 - Sensors for 4D tracking	2.1 3D sensors	X	X		X	X		X	
		2.2 LGAD		X		X	X		X	
	WP3 - Sensors for extreme fluences	3.1 wide band-gap materials								
		3.2 diamond-based detectors								
		3.3 extreme fluence: silicon detectors								
	WP4 - 3D-integration and interconnection	4.1 integration: fast and maskless interconnect		X					X	
		4.2 3D in-house post-processing for hybridization		X					X	
		4.3 Advanced interconnection techniques		X					X	
		4.4 mechanics and colling	X	X					X	10

DRD7 structure

- Collaboration Board: representatives of participating institutes
- Steering Committee: to be appointed
- Technical Committee: WG7.x conveners+steering committee





Si-D consortium covers all requirements

- Use it to consolidate collaboration: Production cost, person power
but also: specialization of groups
- Transport collaboration into DRDs → Start writing proposals

Rich R&D landscape

- Do we want to concentrate efforts now?
- If not, how do we decide, when to converge?
- Which technologies are worth concentrating on?
Process lifetime, industry interests, availability/accessibility of foundries, affordability now and in 20 years

With all the uncertainties, how do we keep experts interested enough until 20XY? Sustainability

- Huge (or no) competition with industry
- Low threshold contributions: MSc theses

Thank you for your attention

Backup

Collider	ILC		CLIC	FCCee			CEPC		Detector requirements
Bunch separation (ns)	330/550		0.5	20/99/3000			25/680		moderate time resolution (except CLIC)
Power Pulsing	yes		yes	no			no		very low power
beamstrahlung	high		high	low			low		moderate radiation hardness
Detector concept	SiD	ILD	CLICdet	CLD	IDEA	LAr	Baseline	IDEA	
B Field (T)	5	3.5	4	2	2	2	3	2	
Vertex det.	Si Pixel	Si Pixel	Si Pixel	Si Pixel	Si Pixel	Si Pixel	Si Pixel	Si Pixel	
Vertex Rmin (mm)	16	16	31	~12	~12	~12	16	16	
Tracking det.	Si Strip	TPC	Si Pixel	Si Pixel (+RICH?)	DC/Si Strip	DC/Si Strip	TPC or Si Strip	DC/Si Strip	
Tracker Rmax (m)	1.25	1.8	1.5	2.2	2.0	2.0	1.8	2.1	
Disks	4 + 4	2 + 5	6 + 7	3 + 7	3		2 + 6		



Brief considerations about electronics: power

Contributions to timing resolution:

$$\sigma_{total}^2 = \sigma_{det}^2 + \sigma_{elec}^2 + \sigma_{clock}^2$$

- σ_{det} from Landau fluctuations, σ_{clock} from clock jitter

$$\sigma_{elec}^2 = \underbrace{\left(\frac{t_{rise}}{S/N}\right)^2}_{\text{jitter}} + \underbrace{\left(\left[\frac{V_{thr}}{S/t_{rise}}\right]_{RMS}\right)^2}_{\text{timewalk}} + \underbrace{\left(\frac{TDC_{bin}}{\sqrt{12}}\right)^2}_{\text{TDC binning}}$$

Nicolò Cartiglia, INFN, Torino, VCI2022, 25/02/22

Name	Sensor	node	Pixel size	Temporal precision [ps]	Power [W/cm ²]
ETROC	LGAD	65	1.3 x 1.3 mm ²	~ 40	0.3
ALTIROC	LGAD	130	1.3 x 1.3 mm ²	~ 40	0.4
TDCpic	PIN	130	300 x 300 μm ²	~ 120	0.45 (matrix) + 2 (periphery)
TIMEPIX4	PIN, 3D	65	55 x 55 μm ²	~ 200	0.8
TimeSpot1	3D	28	55 x 55 μm ²	~ 30 ps	5-10
FASTPIX	monolithic	180	20 x 20 μm ²	~ 130	40
miniCACTUS	monolithic	150	0.5 x 1 mm ²	~ 90	0.15 – 0.3
MonPicoAD	monolithic	130 SiGe	25 x 25 μm ²	~ 36	40
Monolith	LGAD monolithic	130 SiGe	25 x 25 μm ²	~ 25	40