HHA 2011

The future of pixel detectors

Norbert Wermes Bonn University




One slide on "the past"



wire chambers


→ electronic recording of particle tracks






silicon strip detectors


→ measurement of ps – lifetimes and decay vertices




pixel detectors

→ point measurement (3D) in high rate environments like LHC






The variety of pixel technologies







The combination of high resolution, low mass and low power is a substantial challenge

Today's "state of the art" of running detectors









Future of PixDetectors, HHA 2011, Dec 9 2011 - NW, Bonn

Rate and radiation challenges at the innermost pixel layer

Hybrid Pixels

	BX time	Particle Rate	Fluence	lon. Dose
	ns	kHz/mm²	n _{eq} /cm² per lif <mark>e</mark> time*	kGy per lifetime*
		K	·	
LHC (10 ³⁴ cm ⁻² s ⁻¹)	25	1000	1.0 x 10 ¹⁵	790
sLHC (10 ³⁵ cm ⁻² s ⁻¹)	25	10000	1016	5000
SuperBFs (10 ³⁵ cm ⁻² s ⁻¹)	2	400	~3 x 10 ¹²	100
ILC (10 ³⁴ cm ⁻² s ⁻¹)	350	250	10 ¹²	4
RHIC (8x10 ²⁷ cm ⁻² s ⁻¹)	110	3,8	1.5 x 10 ¹³	8
Monolithic Pixels - Iower rates Iower radiation smaller pixels Iess material			LHC ILC:	med lifetimes: , sLHC: 7 years 10 years rs: 5 years

Future of PixDetectors, HHA 2011, Dec 9 2011 - NW, Bonn

- good S/N
- µm space resolution
- ~ns time resolution
- > 10 MHz / mm² rate capability
- radiation hard to 5 MGy
- radiation length per layer < $0.2\% \text{ x/X}_0$
- all in one monolithic pixel "chip"

Future of PixDetectors, HHA 2011, Dec 9 2011 – NW, Bonn

- good S/N
- µm space resolution
- ~ns time resolution
- > 10 MHz / mm² rate capability
- radiation hard to 5 MGy
- radiation length per layer < 0.2% x/X₀
- all in one monolithic pixel "chip"

Future of PixDetectors, HHA 2011, Dec 9 2011 - NW, Bonn

hybrid pixels

- ✓ (fully) depleted
- ≻ ~10 µm
- ✓ obtained at LHC
- ✓ tbd for sLHC
- ✓ tbd for sLHC

no, hybrid

> 3.5%

- good S/N
- µm space resolution
- ~ns time resolution
- > 10 MHz / mm² rate capability
- radiation hard to 5 MGy
- radiation length per layer < $0.2\% \text{ x/X}_0$
- all in one monolithic pixel "chip"

Future of PixDetectors, HHA 2011, Dec 9 2011 - NW, Bonn

MAPS/DEPFET

- > NO / YES
- ✓ 1 µm tough
- slow rolling shutter
- ➤ < 0.4 MHz/mm²
- ➤ < 100 kGy</p>
- ✓ but tough
- o not quite

□ Hybrid pixels for sLHC

- better ICs -> pixel size and bandwidth
- radiation hard sensors

DEPFET/MAPS

- thin
- towards truly monolithic CMOS

□ 3D Integration


- vias first
- vias last


sLHC data rates

Hit inefficiency rises steeply with the hit rate

Bottleneck: congestion in double column readout

⇒more local in-pixel storage (130 nm !)
>99% of hits are not triggered
⇒ don't move them -> not blocking






Bonn CPPM Genova LBNL NIKHEF

Future of PixDetectors, HHA 2011, Dec 9 2011 – NW, Bonn


Radiation hardness to sLHC fluences $\gg 10^{15}$ cm⁻²



Future of PixDetectors, HHA 2011, Dec 9 2011 - NW, Bonn

Radiation Damage: diamond versus silicon

carrier mean free path length ... after irradiation: $\frac{1}{\lambda} = \frac{1}{\lambda_0} + k\Phi$



irrad. by 25 MeV protons Si set 1 Si set 1 Si set 1 CVD UT29 shifted by +1.0 PCVD UT21 shifted by +1.8 Of the set 1 PCVD UT29 shifted by +1.0 Do the set 1 PCVD UT29 shifted by +1.0 Do the set 1 PCVD UT21 shifted by +1.0 Do the set 1 PCVD UT21 shifted by +1.0 Do the set 1 PCVD UT21 shifted by +1.0 Do the set 1 PCVD UT21 shifted by +1.0 Do the set 1 PCVD UT21 shifted by +1.0 Do the set 1 PCVD UT21 shifted by +1.0 Do the set 1 PCVD UT21 shifted by +1.0 Do the set 1 PCVD UT21 shifted by +1.0 Do the set 1 PCVD UT21 shifted by +1.0 Do the set 1 PCVD UT21 shifted by +1.0 Do the set 1 PCVD UT21 shifted by +1.0 Do the set 1 Do the set 1 PCVD UT21 shifted by +1.0 Do the set 1 PCVD UT21 shifted by +1.0 Do the set 1 PCVD UT21 shifted by +1.0 Do the set 1 PCVD UT21 shifted by +1.0 Do the set 1 PCVD UT21 shifted by +1.0 Do the set 1 PCVD UT21 shifted by +1.0 Do the set 1 PCVD UT21 shifted by +1.0 Do the set 1 PCVD UT21 shifted by +1.0 Do the set 1 PCVD UT21 shifted by +1.0 Do the set 1 PCVD UT21 shifted by +1.0 Do the set 1 PCVD UT21 shifted by +1.0 Do the set 1 PCVD UT21 shifted by +1.0 Do the set 1 PCVD UT21 shifted by +1.0 Do the set 1 PCVD UT21 shifted by +1.0 Do the set 1 PCVD UT21 shifted by +1.0 PCVD UT21 shifted b


Reference: Silicon: A. Alfolder, IEEE Transactions on Nuclear Science, Vol. 56, No. 3, June 2009.

Reference: Silicon: (1)A. Alfolder, Nuclear Instruments and Methods in Physics Research A 612 (2010) 470–473. (2)G. Casse. Nuclear Instruments and Methods in Physics Research A 624 (2010) 401–404.

above fluences of ~10¹⁵ p/cm⁻² chi diamond is 2-3 x more radiation hard than silicon

Future of PixDetectors, HHA 2011, Dec 9 2011 - NW, Bonn


Si, Diamond ... signal after fluences > 10¹⁵ cm⁻²



thickness = 200 µm

low energy damage is more severe than damage by high energy particles but the damage constant ratio for Si/diamond is larger at high energies

thickness of sensors: 200 µm



advantage diamond

- much smaller C_{in}
- no leak. current

C_D (Si) = 140 fF C_D (diam.) = 35 fF

measured (!)

cross over around $(1 - 2) \times 10^{15}$ protons / cm²

(Semi)- Monolithic Detectors


- + really low mass
- + (almost) no interconnection (but need few ASICS with large pitch > 150µm)
- slow (frame readout, rolling shutter)

CMOS Sensors (MAPS) -> STAR DSM CMOS with epi-layer as sensor


- + 'standard CMOS' process
- + CMOS circuitry, but limited to NMOS
- small signal, slow collection
- area limited by chip size

DEPFET -> Belle II FET on fully depleted bulk

- non standard double-sided process
- simple, one stage amplifier
- + large signal, fast collection
- + wafer size sensors possible



How does a DEPFET work?



A charge q in the internal gate induces a **mirror charge** α q in the channel (α <1 due to stray capacitance). This mirror charge is compensated by a change of the gate voltage: $\Delta V = \alpha q / C = \alpha q / (C_{ox} W L)$ which in turn **changes the transistor current** I_{d} .

FET in saturation:

$$I_{d} = \frac{W}{2L} \mu C_{ox} \left(V_{G} + \frac{\alpha q_{s}}{C_{ox} WL} - V_{th} \right)^{2}$$

 $\begin{array}{l} I_{d} : source-drain \ current \\ C_{ox} : sheet \ capacitance \ of \ gate \ oxide \\ W,L : \ Gate \ width \ and \ length \\ \mu : \ mobility \ (p-channel: \ holes) \\ V_{g} : \ gate \ voltage \\ V_{th} : \ threshold \ voltage \end{array}$

Conversion factor:

q

$$g_{q} = \frac{dI_{d}}{dq_{s}} = \frac{\alpha\mu}{L^{2}} \left(V_{G} + \frac{\alpha q_{s}}{C_{ox}WL} - V_{th} \right) = \alpha \sqrt{2 \frac{I_{d}\mu}{L^{3}WC_{ox}}}$$

$$g_m : g_q = \alpha \frac{g_m}{WLC_{ox}} = \alpha \frac{g_m}{C}$$

DEPFET

Each pixel is a p-channel FET on a fully depleted bulk

A deep n-implant creates a potential minimum for electrons under the gate ("internal gate")

Signal electrons accumulate in the internal gate and modulate the transistor current ($g_q \sim 400 \text{ pA/e}^-$)

Accumulated charge can be removed by a clear contact


Fully depleted \Rightarrow large signal, fast signal collection


Low capacitance, internal amplification: => low noise

High S/N even for thin sensors (75 µm)

Rolling shutter mode (col. parallel) for matrix operation

- \Rightarrow 20 µs frame readout time
- \Rightarrow Low power (only few lines powered)





DEPFET PXD @ Belle II @ SuperKEKB

2-layer pixel vertex detector (PXD)




ladder control ICs

thinned by backside etching, leaving a frame




.... on their way to the final module sensor + switcher + DCD + DHP




Future of PixDetectors, HHA 2011, Dec 9 2011 - NW, Bonn

Monolithic Pixel Sensors ... an attempt of a sorting (1)




Future of PixDetectors, HHA 2011, Dec 9 2011 – NW, Bonn

Monolithic Pixel Sensors ... an attempt of a sorting (2)



Future of PixDetectors, HHA 2011, Dec 9 2011 - NW, Bonn


MAPS in HV technology



Ivan Peric, HD


- <u>all</u> electronics in same deep n-well (triple well), which also collects Q
- Q-coll. in depl. volume by drift in E
- 350 nm AMS -> 180 nm IBM/AMS

- CMOS in active pixel (but not high density)
- ~full charge collection efficiency
- ➢ high S/N (~100)
- small pixels (21x21 µm²)
- ≻ fast
- \succ radiation hard to 10¹⁵ n_{eq} / cm² or 300 Mrad
- ➤ ~10 µW / pixel
- > rel. large collecting electrode (\rightarrow Q dep. bulk effect)
- cap. feedback -> CMOS logic gates -> x-talk




3D integration ... a hot topic

"vias first" ... various CMOS layers



3D integration promises

- higher granularity
- lower power
- large active over total area ratio
- low mass
- dedicated technology for each functional layer




prototypes with


- OKI
- MIT LL
- Tezzaron/ Chartered

Tezzaron/Chartered 0.13 um Process


Large reticule (25.76 mm x 30.26 mm) 12 inch wafers vias: 1.6 x 1.6 x 10 μ m, 3.2 μ m pitch missing bonds: < 0.1 ppm




Wafer-Level Stacking



Next, Stack a Second Wafer (thin)




3D CMOS chip FETC4 bonded and tested.



- still some severe problems
 - mostly alignment issues
- analog tier thinned down to 12µm and operated stand alone shows same noise behavior as un-thinned 2D




exploit: 3D integration for hybrid pixels, through silicon vias, wafer to wafer connection




Proof of principle demonstration

ATLAS FE-I3 chip-sensor module operated through TSV and backside re-routing




Source scan with Am-241 source




perhaps another option for the future ... gaseous pixels


GOSSIP



2 e- from _____ ⁹⁰Sr source



Harry van de Graaf et al., NIKHEF



inherently radhard and low mass

- 1 mm gas as detection medium
- gas gain x 1000
- 16 ns drift time
- sensitive to single electrons
- need to prove large scale operation in LHC environment

Predictions are always a gamble, but ... I am quite sure that ...

□ for sLHC

- only hybrid pixels, possibly with heavy 3D integration (CMOS and post-processing) will manage the environment (irradiation and rates)
- material will not easily get below 1% x/X₀ per layer
- ... perhaps consider some gaseous advancements
- □ for (almost all) other applications in HEP
 - thin materials
 - high monolithic integration will dominate the issue.

Here CMOS integration and integration of sensor and electronics will be the interesting challenges for the coming years.