

# Trigger vs streaming DAQs - Fast data links for readout: optical, electrical, wireless, track reconstruction on GPUs

Chin-Chia Kuo 2nd Jul. 2024

## Outline

### • Trigger system

- (i) Simple trigger system
- (ii) Multilayer trigger system

### • Phase II upgrade of CMS trigger system

(iii) Tracking Triggers(iv) GPU application(v) Fast links

### • Streaming DAQs





## A simple system











### Reminder

### Trigger basic requirements

- Need high efficiency for selecting processes for physics analysis
- Need large reduction of rate from unwanted noises (ii)
- Robustness is essential (iii)
- (iv) Highly flexible, to react to changing conditions
- System must be affordable (V)



Detector R&D | Chin-Chia Kuo | Jul. 2024

#### • Pulse width

- Limits the effective hit rate (i)
- Must be adapted to the desired trigger rate **(ii)**

### • Time walk

- The threshold-crossing time depends on the signal amplitude (i)
- Must be minimal in good trigger systems **(ii)**
- (iii) Can be suppressed by triggering on total signal fraction









Detector R&D | Chin-Chia Kuo | Jul. 2024

Ref. (i)





#### Detector R&D | Chin-Chia Kuo | Jul. 2024





## Dead time

### • The key parameter in high speed trigger systems design

- The fraction of the acquisition time when no events can be recorded
- (ii) Typically the order of a few percent
- (iii) Reduces the overall system efficiency

### • Arises when a given processing step takes a finite amount of time

- Readout dead-time
- (ii) Trigger dead-time
- (iii) Operational dead-time

#### • Writing to disk or tape is much slow than accepting data into RAM Cannot accept any more events until writing finished after start writing to disk

- (i)
- Same principle applies to processing time (ex ADCs) (ii)

#### Detector R&D | Chin-Chia Kuo | Jul. 2024







#### Detector R&D | Chin-Chia Kuo | Jul. 2024







#### Detector R&D | Chin-Chia Kuo | Jul. 2024



### Latency

- Time to form the trigger decision and distribute to the digitizers
- Signals must be delayed until the trigger decision is available
- Latency is longer with a more complex selection









Used to start the ADCs, with no delay

#### Detector R&D | Chin-Chia Kuo | Jul. 2024



#### Detector R&D | Chin-Chia Kuo | Jul. 2024







Detector R&D | Chin-Chia Kuo | Jul. 2024







Detector R&D | Chin-Chia Kuo | Jul. 2024



### Multilayer trigger system



Detector R&D | Chin-Chia Kuo | Jul. 2024





### Multilayer trigger system



Detector R&D | Chin-Chia Kuo | Jul. 2024





# Multilayer trigger system in CMS

### • Trigger System

 Reduce input rate (40 MHz) to a data rate (~1 kHz) that can be stored, reconstructed and analyzed Offline maximizing the physics reach of the experiment

### • Level | Trigger

- (i) Coarse readout of the Calorimeters and Muon detectors
- (ii) Implemented in custom electronics, ASICs and FPGAs
- (iii) Output rate limited to 100 kHz by the readout electronics

### • High Level Trigger

- (i) Readout of the whole detector with full granularity
- (ii) Based on the CMS software, running on 22,000 CPU cores (before Run3)
- (iii) Output rate limited to an average of  $\sim I \, kHz$  by the Offline resources







## Synchronous trigger



#### • Synchronous: operates phase-locked with master clock

- Data move in lockstep with the clock through the trigger chain (i)
- **(ii)** Fixed latency
- (iii) The data, held in storage pipelines, are either sent forward or discarded
- (iv) Used for LI triggers in collider experiments, exploiting the accelerator bunch crossing clock

#### Detector R&D | Chin-Chia Kuo | Jul. 2024

Pro's: dead-time free (just few clock cycles to protect buffers) Con's: cost (high frequency stable electronics, sometimes needs to be custom made); maintain synchronicity throughout the entire system, complicated alignment procedures if the system is large (software, hardware, human...)









## Asynchronous trigger



#### Asynchronous: operations start when data ready or last processing is finished

- Used for larger time windows (i)
- Average latency (with large buffers to absorb fluctuations) (ii)
- (iii) If buffer size  $\neq$  dead-time  $\rightarrow$  lost events
- (iv) Used for HLT

#### Detector R&D | Chin-Chia Kuo | Jul. 2024



Local trigger decision and time stamp

Global trigger decision going back to FE

Pro's: more resilient to data burst; running on conventional CPUs Con's: needs a timing signal synchronised to the FE to latch the data, needs time-marker stored in the data, data transfer protocol is more complex)







# HL-LHC

### Phase II upgrade of CMS trigger system

- Readout rate increased from 100 kHz to 750 kHz (i)
- (ii) Latency increased from 4  $\mu$ s to 12.5  $\mu$ s

### Tracking Triggers

- Hardware-based trigger at first stage (in Level I Trigger) (i)
- Reconstruct trajectories of charged particles with pT > 2 GeV for all pp interactions (ii)
- (iii) Improved particle identification

### GPU application

- (i) Improve performance of HLT
- Fast links
- (i) Up to 10 Gbps is required





# Tracking Triggers



### • CMS L1 trigger system for HL-LHC

(i) Barrel and endcap calorimeter trigger systems will process high-granularity information from the calorimeters
(ii) Barrel, endcap, and overlap muon track finding systems will provide triggering of muons up to |η| < 2.5</li>
(iii) The Global Track Trigger will reconstruct primary event vertices and define track-only based trigger objects
(iv) A two-stage correlator system will match L1 tracks with information from the calorimeter and muon systems, and perform a L1-adopted version of full event reconstruction to identify physics objects such as *e*, *γ*, *μ*, hadronic *τ*, jets, and energy sums

#### Detector R&D | Chin-Chia Kuo | Jul. 2024







Detector R&D | Chin-Chia Kuo | Jul. 2024

Ref. (iii)

## Tracking Triggers



#### • Outer tracker modules

- Pixel-Strip (PS) module: one sensor tier consists of (a) macro-pixels (1.446 mm long by 100  $\mu$ m) and the other tier of strips (2.4 cm long)
- Strip-Strip (2S) module where both sensor tiers are (b) strips (5 cm long and 90 µm pitch)

#### Detector R&D | Chin-Chia Kuo | Jul. 2024



### Stub formation

- Channels in green show the acceptance window to form a (a) stub from the hit indicated in the inner sensor
- Same  $p_T$  corresponds to a larger distance between the two (b) hits at larger radius for a given sensor spacing
- For the endcap discs, a larger spacing between the sensors (C) is needed to achieve the same discriminating power as in the barrel at the same radius







## System architecture

### • Two stages of data processing, with significant parallelization

- Split the detector into smaller geometrical region (i)
- **(ii)** many different hardware components
- (iii) Process the roughly 15,000 stubs that arrive every 25 ns and find the tracks within about 4 µs
- All-FPGA processing system



**Outer Tracker** 

#### Detector R&D | Chin-Chia Kuo | Jul. 2024

Utilize time multiplexing to distribute the tasks of performing the pattern recognition, track fitting, and duplicate removal to





## Hybrid algorithm

### Tracklet road search algorithm

- (i) Tracklets, or the seeds, are formed from pairs of stubs in adjacent layers or disks
   (ii) For each stub pair a trajectory is calculated, using the beam spot as a constraint in the transverse plane, and projections to
- (ii) For each stub pair a trajectory is calculated, using the be other layers and disks computed
- (iii) Using the projections to other layers and disks, matching stubs are found and used in the final track fit

### • Kalman filter track fit

(i) The Kalman state is updated iteratively, starting from stubs in the innermost layers(ii) The seed trajectory is projected to the next layer or disk and using the position information from the next stub









• GPUs are used in HLT of CMS in Run3



Two AMD Milan 64-core CPUs and two NVIDIA Tesla T4 GPUs









### • CPU

- (i) Powerful ALUs (Arithmetic Logic Units) and large Cache
- (ii) Serial processing
- (iii) Low bandwidth to memory (tens GB/s)
- (iv) Suited to a wide variety of tasks

#### Detector R&D | Chin-Chia Kuo | Jul. 2024



### • GPU

- (i) Many Streaming MultiProcessors consist of ALUs and control unit
- (ii) Parallel processing
- (iii) High bandwidth to memory (up to ITB/s)
- (iv) Designed for a specific purpose









#### • CPU

- (i) Powerful ALUs (Arithmetic Logic Units) and large Cache
- (ii) Serial processing
- (iii) Low bandwidth to memory (tens GB/s)
- (iv) Suited to a wide variety of tasks
- (v) A professor can do any difficult math

Detector R&D | Chin-Chia Kuo | Jul. 2024

# 

### • GPU

- (i) Many Streaming MultiProcessors consist of ALUs and control unit
- (ii) Parallel processing
- (iii) High bandwidth to memory (up to ITB/s)
- (iv) Designed for a specific purpose
- (v) Many kids can do lots of simple math





- that can be offloaded



## What else can GPU do for HEP?

Neural Net Work

Deep learning



- Using interconnected nodes or neurons in a layered structure
- Can be used for data training
- Training speed can be improved by GPU



#### Detector R&D | Chin-Chia Kuo | Jul. 2024

#### Particle Reconstruction and Identification



Ref. (vii) & (viii)



## Fast data links

- Optical transmission
- Electrical transmission
- Wireless transmission









## Comparisons between optical and electrical data transmission

#### I. Bandwidth

a bandwidth of around 30 Gbps

#### II. Distance

in their distance capabilities, and they typically start to lose signal quality over distances of a few kilometers.

#### III. Immunity to interference

Fiber optic cables are immune to electromagnetic interference, which can be a significant problem for copper wires

#### IV. Mechanism

Fiber optic cables have lower size, mass, and power consumption V

#### V. Durability

factors. However, fiber optic cables are becoming more durable as technology improves

#### VI. Cost

× Fiber optic cables are generally more expensive than copper wires, which can be a significant factor in some applications

#### Detector R&D | Chin-Chia Kuo | Jul. 2024

Fiber optic cables have a much higher bandwidth than copper wires (up to 100 Gbps or more) while copper wires are limited to

Fiber optic cables can transmit data over longer distances without signal loss or degradation while copper wires are more limited

X Copper wires are more durable than fiber optic cables, and they are less likely to be damaged by physical stress or environmental





## Fast optical links in CMS

- Low Power Giga Bit Transceiver (lpGBT)
  (i) Providing higher bandwidth and adequate radiation tolerance
- Versatile Link PLUS (VL+) optoelectronic components
- (i) replaces the original Versatile Link, matching the design goals of the IpGBT





300 m ing & Trigger	Era	Component	Line speed	Capacity
	Phase-1	GBT	4.8 Gb/s	DAQ: 2.56 Gb/s
				TTC: 640 Mb/s
				Slow-control: 160 Mb/s
	Phase-2	lpGBT	Down: 2.56 Gb/s	User: 1.28 Gb/s
				ASIC control: 80 Mb/s
				External control: 80 Mb/s
			Up: 5.12/10.24 Gb/s	DAQ: 3.84(4.48) Gb/s with FEC12 (FEC5)
2 w Control				ASIC control: 80 Mb/s
				External control: 80 Mb/s
				DAQ: 7.68(8.96) Gb/s with FEC12 (FEC5)
				ASIC control: 80 Mb/s
				External control: 80 Mb/s

Era	Component	Max. link speed	Details
Phase-1	Versatile Link (VL)	5Gb/s	Single-mode or multi-mode Package: Tx+Rx or 2Tx
Phase-2	Versatile Link Plus (VL+	) Rx: 2.5 Gb/s ) Tx: 10 Gb/s	Multi-mode (850 nm) Package: 4Tx+1Rx





## Fast Wireless links

### Advantages

- Not constrained to the mechanical modularity of the tracker. The technology offers already today data rate (i) comparable with present optical links and no connectors are needed
- Minimizing the amount of material in the region of the tracking detectors will reduce multiple scattering and (ii) nuclear interactions that degrade the precision on the measurement of track momentum and interaction vertices, and in addition will reduce the number of fake hits arising from secondaries Outer enclosure

### Consideration

- Data rates and frequency band (up to 10 Gbps at 60 GHz)
- (ii) Transmission and reflection
- (iii) Reduction of crosstalk
- (iv) Link density
- (v) Noise pickup
- (vi) Radiation hardness

### • Future Developments

(i) The integration of wireless technologies in tracking detector would certainly require the design of a dedicated radiation hardened mmw transceiver IP, to be integrated either as a companion chip or within silicon trackers

#### Detector R&D | Chin-Chia Kuo | Jul. 2024







## Advice for trigger designing

- Keep it as simple as possible
- Easy to commission, debug and understand

### • Be as inclusive as possible

- One trigger for several similar analyses (i)
- Your trigger should be able to discover the unexpected as well as the signal you intended it for (ii)

### • Make sure your trigger is robust

- Be prepared for any strange condition as triggers run tens of millions of times a second
- Make sure your trigger is immune to detector problems as detectors don't work perfectly ever (ii)
- Be prepared for different beam conditions (iii)

### • Build in redundancy

- Make sure your signal can be selected by more than one trigger (i)
- Helps to understand biases and measure efficiencies (ii)
- (iii) Also for safety, if rates are too high or there is some problem you still get your events





## Advice for trigger designing

Triggers are not new but they are constantly evolving as the accelerators and detectors do

- Consider together with the design of the whole system
- Understand the requirements for your signals
- Follow the latest technology which could be helpful
- New studies for special requirements





# Streaming DAQs

### • Why not read out all the events?

It is impossible to acquire all the data from every channel in a detector without a trigger Even if it could be acquired it would be impossible to store (iii) Even if it could be stored it would be an impractically large dataset to ever be able to process

- (ii)

#### • In a Streaming readout

- Data is read continuously from all channels (i)
- Validation checks at source reject noise and suppress empty channels (ii)
- Rather than a trigger or event number the data is organized by time (iii)
- (iv) The data then flows unimpeded in parallel streams to storage or a local compute resource
- Data flow is controlled at source (V)
- (vi) Data is processed as it is taken to reduce data volume







# Advantages of streaming DAQs

#### • No trigger anymore

- Potential unintended bias due to the trigger is eliminated
- We could run groups of experiments in parallel (ii)
- (iii) The system is simplified no expensive custom electronics
- (iv) Readout speed is independent of detector response time
- Requires robust and accurate time stamp generation and distribution
- Is still a simpler task than an online trigger
- Parallel timestamped streams mean
- System is robust against minor hardware or firmware glitches
- Can use novel analysis techniques such as AI/ML looking for patterns rather than numerically processing events (ii)
- Experiments with streaming DAQs
- (i) TDIS (Tagged Deep Inelastic Scattering)
- (ii) SoLID (Solenoidal Large Intensity Device)
- (iii) EIC (Electron-Ion Collider)









## Backup

### Reference

- Trigger and DAQ Part I and Part 2 by Andrew Rose (i)
- <u>Tracking Triggers for the HL-LHC by Anders Ryd and Louise Skinnari</u> (ii)
- (iv) FIRST COLLISIONS RECONSTRUCTED WITH GPUS AT CMS by Andrea Bocci
- (v) <u>The challenge of Heterogeneous Computing: the CMS case for 2020s by Felice Pantaleo</u>
- (vi) <u>CMS High Level Trigger performance comparison on CPUs and GPUs</u>
- (vii) <u>ML applications in CMS by Markus Stoye</u>
- (ix) <u>CMS HGCAL by Jia-Hao Li</u>
- (x) <u>The Phase-2 Upgrade of the CMS Data Acquisition and High Level Trigger Technical Design Report</u>

(iii) Performance of Muon Reconstruction in the CMS High Level Trigger using pp Collision data at  $\sqrt{s} = 13.6$  TeV in 2023

(viii) Paving the Way to Reconstruct the 5D Information of the CMS HGCAL Detector at the HL-LHC by Jingyu Zhang

### Reference

(xi) <u>lpGBT Documentation</u>

(xii) <u>Multi Gigabit Wireless Data Transfer in Detectors at Future Colliders by R. Brenner, C. Dehos and E. Locci</u>

(xiii) DAQ, Streaming, calibration and triggering by Graham Heyes

## Muon Reconstruction in CMS

IsoMu24



Mu50











## Tracking approaches

### Common point and requirement

- (i) Split the detector into smaller geometrical region
- (ii) Utilize time multiplexing to distribute the tasks of performing the pattern recognition, track fitting, and duplicate removal to many different hardware components
- (iii) Process the roughly 15,000 stubs that arrive every 25 ns and find the tracks within about 4  $\mu s$

### • Three approaches studied for CMS

- (i) Tracklet Approach
- (ii) Hough Transform + Kalman Filter Approach
- (iii) Associative Memory + FPGA Approach







## Tracklet Approach

### • Tracklet road search algorithm

- Tracklets, or the seeds, are formed from pairs of stubs in adjacent layers or disks (i)
- **(ii)** other layers and disks computed
- (iii) Using the projections to other layers and disks, matching stubs are found and used in the final track fit

### • Linearized $\chi^2$ track fit

provides a refinement to the track parameters (i)



## For each stub pair a trajectory is calculated, using the beam spot as a constraint in the transverse plane, and projections to





## Hough Transform + Kalman Filter Approach

#### Hough transform pattern recognition

- Each stub at a given  $r_c$  and  $\phi_c$  describes a straight line in the  $\phi_c$  vs  $q/p_T$  plane (i)
- Stubs belong to the same particle trajectory these lines will all go through the same  $(q/p_T, \phi_c)$  point **(ii)**
- Tracks can therefore be identified by looking for points in the  $(q/p_T, \phi_c)$  plane where multiple lines overlap (iii)

### Kalman filter track fit

- The Kalman state is updated iteratively, starting from stubs in the innermost layers (i)
- (ii)

$$\phi_c = \phi - \frac{qB}{2p_T} \cdot r_c$$

The seed trajectory is projected to the next layer or disk and using the position information from the next stub





# Associative Memory + FPGA Approach

### Associative memory pattern recognition

- Uses a content addressable memory (CAM) ASIC
- AM chips are preloaded with hit patterns representing possible valid (ii) trajectories for detector's geometry
- (iii) AM chips allow simultaneous matching to a large number of patterns, providing a fast response once all hits have been loaded
- (iv) The patterns are coarse hit positions, super strips, on the modules

### • Linearized $\chi^2$ track fit

provides a refinement to the track parameters

### Content addressable memory

Also known as associative memory or associative storage and (i) compares input search data against a table of stored data, and returns the address of matching data







## Hybrid implementation

- of the AM ASIC
- Tracklet algorithm + Kalman filter are chosen



#### • All-FPGA based approaches are decided to reduce the risks associated with the development

Data Trigger & Control

Track Finder Processor



