DAMC-DS5014DR

A High-Speed and High-Performance RFSoC-Based Platform for Diverse Scientific Applications

13th MicroTCA Workshop for Industry and Research

Behzad Boghrati, Burak Dursun, Michael Fenner, Cagil Gümüs, Szymon Jablonski, Johannes Zink Hamburg, 12.12.2024





Radio Frequency System-on-Chip

Why using the RFSOC?

- **RFSoC** offers significant advantages in applications demand:
 - High integration,
 - Enhanced bandwidth,
 - Flexibility and reconfigurability,
 - Reduced power consumption,
 - High performance in RF signal processing,
 - Improve software interface, and
 - Cost

• High Integration:

- RFSoC integrate ADCs, DACs, FPGAs, and Processing Systems into a single chip.
- This monolithic integration not only reduces system size, weight, power consumption, and cost but also minimizes signal losses, delays, and interface complexities associated with multi-chip solutions.
- The integration also eliminates high-speed serial interfaces, further contributing to power savings and simplified board design.



High-speed digitizer



Block Diagram

3D Layout

Highlights

- 6.0 GHz analog bandwidth (-3 dB)
- Single-ended analog RTM connection (Class RF1.1)
- 8 analog inputs and 8 analog outputs via RTM
- Alternatively up to 8 analog inputs and/or outputs on front panel via coaxial SSMC connector
- 5.0 GSPS per channels ADC sampling rate
- 3x DDR4 banks with up to 48 GB DRAM
- 8.92 GSPS per channels DAC data rate
- Up to 12 Trigger inputs and one Trigger output
- AC or DC coupling, depending upon assembly variant
- Internal or external clock reference and ref. output
- PCIe Gen.4 x 8 and 100G Ethernet data interfaces
- Fully customized firmware code available for fast data processing
- FPGA open for custom application (open-source BSP)
- Yocto Linux support
- Standalone mode (can run without AMC CPU module)



XCZU47DR-1FFVG1517E

Dual RF-ADC Tile





Dual RF-DAC Tile



DAMC-DS5014DR

Analog Input and Output Configuration

		Analog In	put (ADC)		Analog Output (DAC)							
	Channels Lo Co		Coupling	Bandwidth (GHz)	Channels	Location & Connector	Coupling	Bandwidth (GHz)				
MBFB / MSK	8 Single-ended	Zone 3 / Radiall	AC	0.06 - 2.6	8 Differential	Zone 3 / ERNI	DC	DC – 2.5				
LLRF-MINERVA / SCK-CEN	6 Single-ended	Zone 3 / Radiall	AC	< 1	2 Single-ended	Zone 3 / Radiall	AC	Default - Ok				
BAC / MSK	4 Single-ended	Zone 3 / Radiall	AC	0.01 – 0.05	4 Single-ended	Zone 3 / Radiall	AC	Default - Ok				
iDAS / Uni-HH	8 Single-ended	Zone 3 / Radiall	AC	Default - Ok	4 Differential	Zone 3 / ERNI	DC	DC – 2.5				
XFEL	Default - Ok	Default - Ok	DC	Default - Ok	Default - Ok	Default - Ok	Default - Ok	Default - Ok				
Kicker / MIN	Default - Ok	Zone 3 / Radiall	AC (DC is OK)	0.03 - 4	Default - Ok	Default - Ok	Default - Ok	Default - Ok				
FLASH	2-8 (or 4) Single- ended	Default - Ok	DC	DC – 6 (1 kHz or 10 kHz - 6 GHz)	Default - Ok	Default - Ok	Default - Ok	Default - Ok				

DAMC-DS5014DR

Analog Input and Output Configuration

		Analog I	nput (ADC)		Analog Output (DAC)							
	Channels Location / Connector		Coupling Bandwidth (GHz)		Channels	Location & Connector	Coupling	Bandwidth (GHz)				
	8 Single-ended	Zone 3 / Radiall	AC	0.06 – 2.6	8 Differential	Zone 3 / ERNI	DC	DC – 2.5				
Photon Diag FLASH / FS- FLASH-D												
Photon Diag XFEL (tbd) /XFEL												
Photon Diag PIII /FS-EC												
BPM / MLS												
ICT PIV / MDI												
HV Pulse Diagnostics / MIN												
BT0 Correction for PETRA IV / MSK Timing												

Analog Front-end (AFE)

- \checkmark Analog Front End and analog signal conditioning
- ✓ Two modes; A) Standalone, B) Mezzanine Board.





ADC Specifications and Calibration

- Measurement of the Analog
 Converters
 - Noise floor
 - Time latency
 - Other specifications
 - RF switch
- RF-ADC has interleaving architecture
 - Needs to Calibration





ADC DC Coupling Input

- ADC input has 0.7 V common mode input voltage
- Maximum ADC input voltage swing 1 Vpp (±500 mV)
- DAC output common voltage is 2.1 V to 2.81 V
- DAC output swing voltage $V_{OUT} = \pm 0.32 V$ to $V_{OUT} = \pm 1.6 V$



ADC Hybrid Coupling Input

- In Hybrid Coupling, assembly option, is used to select between the AC or DC coupling.
- Performance of the input channels need to be evaluated
- Two different RF Switch will be evaluated
 - Mechanical Relay (Expensive and Wideband range DC – 18 GHz)
 - Semiconductor (Tiny, Chip and DC 8 GHz)



Assembly options

RF-ADC Electrical Characteristics

DC Coupling characteristics

- Three design rules: 1) Remove unnecessary attenuation resistors from the RF analog chain, 2) Adjust the gain using the different variant of the TRF1305 chip, and 3) keep the RF signal within the 1 Vpp.
- Use an amplifier version that requires minimal attenuation to achieve the overall gain:
 - 1. 5 dB (TRF1305A2)
 - ✓ 2. 10 dB (TRF1305B2)
 - 3. 15 dB (TRF1305C2)
- > In DC coupling input, single-ended mode,
 - 1. The dynamic range of the input signal is 1 Vpp $(\pm 0.5 \text{ V})$
 - 2. The DC common mode input voltage is 0 V.
- > In DC coupling input, differential mode,
 - 1. The dynamic range of the input signal is 1 Vpp $(\pm 0.5 \text{ V})$
- The DC common mode input voltage range is $0.25 \le V_{ICM} \le 2.25 V$.

PART NUMBER⁽¹⁾ D2D POWER GAIN PACKAGE⁽²⁾ TRF1305A2 ⁽³⁾ 5 dB RYP TRF1305B2 10 dB RYP TRF1305C2 ⁽³⁾ 15 dB RYP

Device Information

- (1) See the Device Comparison Table.
- (2) For more information, see Section 11.
- (3) Preview information (not Production Data).

RF PCB layout

Pre-layout validation







Differential, Start=1 MHz, Stop=10 GHz, Param Sweep=on, Nominal Params: drill_ctc=1.08 mm, pad_drill=0.18 mm: | S(D(1,2), D(3,4)) | =
 Differential, Start=1 MHz, Stop=10 GHz, Param Sweep=on, Nominal Params: drill_ctc=1.08 mm, pad_drill=0.1975 mm: | S(D(1,2), D(3,4)) |
 Differential, Start=1 MHz, Stop=10 GHz, Param Sweep=on, Nominal Params: drill_ctc=1.08 mm, pad_drill=0.215 mm: | S(D(1,2), D(3,4)) |
 Differential, Start=1 MHz, Stop=10 GHz, Param Sweep=on, Nominal Params: drill_ctc=1.08 mm, pad_drill=0.215 mm: | S(D(1,2), D(3,4)) |
 Differential, Start=1 MHz, Stop=10 GHz, Param Sweep=on, Nominal Params: drill_ctc=1.08 mm, pad_drill=0.2325 mm: | S(D(1,2), D(3,4)) |
 Differential, Start=1 MHz, Stop=10 GHz, Param Sweep=on, Nominal Params: drill_ctc=1.08 mm, pad_drill=0.2325 mm: | S(D(1,2), D(3,4)) |

ZU47DR ADC/DAC converter Clocking Characteristics

Szymon Jabłoński and Michael Fenner

106				
107	Tile clock input frequency range (FIN)	102.40625 - 10000	MHz	FREF range restrictions apply when the PLL is used. The FS range restriction applies when PLL is bypassed.
108	Frequency input division ratio (R)	1	-	Possible values are 1, 2, 3, 4 Only available when using internal PLL
109	Reference input frequency (FREF = FIN/R)	102.40625 - 615	MHz	On-chip PLL activated
110	ADC Input sampling frequency (Fs)	1) 0.5 - 2.5 2) 0.5 - 5.0	GHz	 PLL bypassed, quad ADC tile configuration PLL bypassed, dual ADC tile configuration
111	DAC Input sampling frequency (Fs)	0.5 - 10.0	GHz	PLL bypassed
112	PLL output frequency (Fout)	1) 0.5 - 5.000 2) 0.5 - 6.882 3) 0.5 - 10.00	GHz	 RF-ADC PLL output frequency range, RF-DAC PLL output Low frequency range, RF-DAC PLL output High frequency range.
113	Phase noise for the RF-ADC (PN_ADC)	-124, -128; -135, -143.	dBc/Hz	Offset = 100 kHz, Offset = 1 MHz, Offset = 2.5 MHz, Offset = 10 MHz.
114	Phase noise for the RF-DAC (PN_DAC)	-121, -128, -135, -144.	dBc/Hz	Offset = 100 kHz, Offset = 1 MHz, Offset = 2.5 MHz, Offset = 10 MHz.
115	Reference spur (RS)	-70	dBc	
116	Reference harmonic spur (RHS)	-70 -80	dBc	Offset from carrier <800 MHz Offset from carrier >800 MHz



ZONE 3 - Class RF1.1

TE Connectivity (ERNI) and Radiall Connectors – Johannes Zink





Zone 3 – Class RF1.1 pin assignment J30, J31, and J32 Connector, AMC side View.





Project Status and Updates

Project timeline

- 1) Schematics is completed and reviewed on 10 August 2024.
- 2) PCB routing will start on 9 September 2024.
- 3) We expect the PCB routing to be finished in two months.
- 4) To mitigate the project risk, two sensitive sections, i.e., analog front-end and clock synthesizer, will be prototyped on separate evaluation boards fully compatible with Xilinx RFSoC Eval Board ZCU208.
 - a) The Analog Front-end eval board will be sent to the manufacturing company in the middle of October. We expect to receive the AFE By the end of 2024.
 - b) The Clock Synthesizer eval board will be sent to the manufacturing company at the beginning of December 2024. The Clock Synthesizer eval board will be received in February 2025.
- 5) The analysis of these two eval boards will be used to justify the design of the main DAMC-DS5014 board.
- 6) By the end of March 2025, DS5014DR will be ready for prototyping and in June 2025, the prototyped board will be ready.



Summary

- The DAMC-DS5014DR project progress is well advanced.
- The first high-level milestone of the project has been achieved based on the plan.
- The PCB routing of the board has been started, and the board PCB stackup has already been defined.
- The project's risk has been mitigated by prototyping two crucial sections of the electronics in advance to ensure that these electronics boards meet all design aspects.
- As a result of this mitigation, the prototyping was shifted from 25 November 2024 to the June 2025.

Thank You for your attention!



FPGA Resources	Parameter	Value	Scale	Condition
Part Number	XCZU47DR-1FFVG1517E			
	ADC Tile Configuration	Dual		14-bit RF-ADC with DDC
	Number of ADC Tiles	4		
	Number of ADC Channels	8		
	ADC Max Rate	5	GSPS	
	DAC Tile Configuration	Dual		14-bit RF-DAC with DUC
	Number of DAC Tiles	4		
	Number of DAC Channels	8	-	
	DAC Max Rate	8.92 (9.85)	GSPS	
	Number of DDCs per RF-ADC	1	-	
	Analog Bandwidth	6	GHz	
		1x, 2x, 3x, 4x, 5x, 6x,		
	Decimation / Interpolation	8x, 10x, 12x, 16x, 20x, 24x, 40x	-	
	System Logic Cells	930	k	
	CLBLUTS	425	k	
	Max. Dist. RAM	13	Mb	
	Total Block RAM	38	Mb	
	UltraRAM	22.5	Mb	
	DSP Slices	4272	-	
	GTY Transceivers(32.75Gb/s)	16	-	
	PCle Gen3 x16		-	
	PCleGen3 x16/Gen4 x8 / CCIX	2	-	
	150G Interlaken	1	-	
	et MAC/PCS w/RS-FEC	2	-	
	System Monitor	2	-	
	Speed Grades	-1E	-	
	PSIO	214	-	
	HDIO	48	-	
	HPIO	299	-	
	GTR (6.0Gb/s)	4	-	
	GTY	16	-	
	Package Footprint	FFVG1517	-	
	Package size	40 x 40	mm^2	







DC Signal flow



Courtesy of TELEDYNE SP Devices Waveform averaging Application Note 11-0699-C 2017-10-04

RF-ADC Electrical Characteristics ZU4xDR



X23170-060220

Parameter	Comments/Conditions ¹	Min	Typ ²	Мах	Units
Analog inputs					
Resolution		14	-	-	Bits
Sample Rate	Devices using quad ADC tile channel	<mark>0.5</mark>	-	2.5	GS/s
	Devices using dual ADC tile channel	<mark>1</mark>	-	5	GS/s
Full-scale input ³	Input 100 Ω on-die termination when DSA attenuation = 0	-	1	-	V _{PPD}
	dB	-	1	-	dBm
Maximum allowed input power	Input 100 Ω on-die termination when DSA attenuation \ge 15	-	<mark>4.8</mark>	-	V _{PPD}
	aB	-	14.6	-	dBm
Digital Attenuation Range		0	-	27	dB
Attenuator step size		-	1	-	dB
		1			

Table 117: RF-ADC Electrical Characteristics for ZU4xDR Devices



RF-DAC Electrical Characteristics

DAC_{AVTT}

- Variable Output Power (VOP) (Gen 3/DFE)
 - Many transmitter systems include variable gain amplifier (VGA) stages that allow signals to be amplified or attenuated in the analog domain. The RF-DAC analog circuitry supports the ability to adjust the output power and is combined with digital control to implement the RF-DAC Variable Output Power (VOP) feature.

$DAC_{AVTT} = 3.0 V$

- The variable output power is achieved by varying the full-scale current in fine steps defined in datasheet DS926.
- RF-DAC full scale current can be derived as follows:

 I_{OUTFS} (μA) = Minimum VOP Current + N * VOP step size (μA)



CAUTION! To use the VOP feature, the DAC_AVTT must be 3.0V.

RF-DAC Electrical Characteristics

DAC output Swing

- DAC Transmit Transfer Function
- The differential output provides the maximum output current when all digital input bits are High.
- The output current (using binary format) is shown in the following equations:

$$\succ I_{OUTP} = \pm \frac{Bin \, Data \, In}{2^N} \times I_{OUTFS}$$

- $\succ I_{OUTN} = I_{OUTFS} I_{OUTP}$
- \succ V_{CM} = DAC_{AVTT} I_{OUTFS} × (0.5 + 0.08) × 50 Ω where:
 - 1. Bin Data In = Signed 14 bit Number
 - *2.* I_{OUTFS} = Full-scale output current
 - *3.* V_{CM} is the common-mode voltage on each $VI_{OUTP/N}$ leg

RF-DAC Electrical Characteristics

Common Mode Voltage

• I_{OUTFS} (μA) = Minimum VOP Current + M × VOP step size (μA)

 $= 6.4 \text{ mA} + \text{M} \times 43.75 \,\mu\text{A} \qquad (M: 0, 1, 2, ...)$

 $I_{OUTFS} (\mu A) = 6.4 \ mA \sim 32 \ mA$

- $V_{CM_Max} = DAC_{AVTT} I_{OUTFS} \times (0.5 + 0.08) \times 50 \Omega =$ $3.0 V - 6.4 mA \times (0.5 + 0.08) \times 50 \Omega = 2.81 V$
- $V_{CM_Min} = DAC_{AVTT} I_{OUTFS} \times (0.5 + 0.08) \times 50 \Omega =$ $3.0 V - 32 mA \times (0.5 + 0.08) \times 50 \Omega = 2.1 V$

• $I_{OUTP} = \frac{Bin \, Data \, In}{2^N} \times I_{OUTFS}$

Bin Data In = 14 - bit signed

$$N = 14$$

Table 132: RF-DAC Electrical Characteristics for ZU4xDR Devices

Parameter	Comments/Conditions ¹	Min	Тур ²	Мах	Units
Analog Outputs	·				
Resolution		14	-	-	Bits
Sample rate ³	-2E, -2I, -2LI speed grade without clock forwarding, datapath modes 2, 3, and 4	0.5	-	9.85	GS/s
	-2E, -2I, -2LI speed grade with clock forwarding, datapath modes 2, 3, and 4	0.5	-	9.70	GS/s
	-1E, -1I, -1LI, -1M speed grade, datapath modes 2, 3, and 4	0.5	-	8.92	GS/s
	All speed grades, datapath mode 1	0.5	-	7.0	GS/s
Maximum output power	V _{DAC_AVTT} <mark>= 3.0V</mark> , 100Ω termination, signal frequency <200 MHz	-18.5	-	6.5	dBm
Output current range	AC coupling: V_{DAC_AVTT} = 3.0V, 100Ω termination, signal frequency <200 MHz	2.25	-	40.5	mA
	DC coupling: V _{DAC_AVTT} = 3.0V, 100Ω termination, signal frequency <200 MHz	6.4	-	32	mA
Variable output current step size		-	43.75	-	μA
Variable output power range	At 240 MHz	24	-	-	dB
Equivalent dynamic range from	At 3500 MHz	20	-	-	dB
output current range	At 4900 MHz	18	-	-	dB
	At 5900 MHz	17	-	-	dB
Analog bandwidth	Full power bandwidth (–3 dB)	-	6	-	GHz
Return loss (R _L) ⁵	Up to 4 GHz	-	-12	-	dB
	Up to 6 GHz	-	-10	-	dB
On-die termination	Single-ended on-die termination to external 3V V _{DAC_AVTT}	-	50	-	Ω
Crosstalk isolation between	F _{OUT} = 0-4 GHz	-	-75	-	dBc
channels ^o	F _{OUT} = 0-6 GHz	-	-70	-	dBc



Radio Frequency System-on-Chip

The main benefit of the RFSoC

- Multi-Tile Synchronization (MTS)
 - **MTS** is a crucial feature in the RFSoC architecture that enables the synchronization of multiple ADC tiles to ensure accurate and coherent data acquisition.
 - **ADC Tiles:** RFSoCs feature multiple ADC tiles, each containing a set of ADC channels. These tiles are designed to handle high-speed analog signals and convert them into digital data.
 - **Synchronization Challenges:** Without proper synchronization, each ADC tile operates with its independent clock, leading to timing mismatches between the sampled data from different tiles. These mismatches introduce phase errors and distortions, compromising the coherence and accuracy of the acquired data, especially for high-frequency signals.
 - **MTS Solution:** MTS addresses this synchronization challenge by employing a common reference clock and dedicated circuitry to align the sampling instants of all ADC tiles. This ensures that data from different tiles are sampled at the same time, preserving phase relationships and data integrity.

Zynq UltraScale+ RFSoC Product Selection Guide

	Devic	ce Name	ZU21DR	ZU25DR	ZU27DR	ZU28DR	ZU29DR	ZU39DR	ZU42DR	ZU43DR	ZU46DR	ZU47DR	ZU48DR	ZU49DR	
_					Gen 1			Gen 2			Gen	3			
S.					Quad-core Arm [®]	© Cortex®-A53 N	1PCore™ up to 1	.3GHz, Dual-cor	GHz, Dual-core Arm Cortex-R5F MPCore up to 533MHz						
12-b	it RF-ADC	# of ADCs	0	8	8	8	16	16	-	-	-	-	-	-]
	w/DDC	Max Rate (GSPS)	0	4.096	4.096	4.096	2.058	2.220	-	-	-	-	-	-	
14-b	it RF-ADC	# of ADCs	-	-	-	-	-	-	8 2	4	8 4	8	8	16	
en	w/DDC	Max Rate (GSPS)	-	-	-	-	-	-	2.5 5.0	5.0	2.5 5.0	5.0	5.0	2.5	
14-b	it RF-DAC	# of DACs	0	8	8	8	16	16	8	4	12	8	8	16	
5	w/DUC	Max Rate (GSPS)	0	6.554	6.554	6.554	6.554	6.554	9.85 ⁽³⁾	9.85 ⁽³⁾	9.85 ⁽³⁾	9.85 ⁽³⁾	9.85 ⁽³⁾	9.85 ⁽³⁾	
ata		SD-FEC	8	0	0	8	0	0	0	0	8	0	8	0	
ã	Digital	Front-End (DFE)	-	-	-	-	-	-	-	-	-	-	-	-	
ż N	lumber of DD	OCs per RF-ADC ⁽¹⁾	0	1	1	1	1	1	1	2	1	1	1	1	
	RF inpu	ut Freq max. GHz			4			5			6				N
	Decimatio	n / Interpolation			1x, 2x, 4x, 8x			1x, 2x, 4x, 8x		1x, 2x	, 3x, 4x, 5x, 6x, 8x, 10	k, 12x, 16x, 20x, 24x	, 40x		1
	Syste	em Logic Cells (K)	930	678	930	930	930	930	489	930	930	930	930	930	Ā
		CLB LUTs (K)	425	310	425	425	425	425	224	425	425	425	425	425	Į
2	Max	. Dist. RAM (Mb)	13.0	9.6	13.0	13.0	13.0	13.0	6.8	13.0	13.0	13.0	13.0	13.0	Ē
	Total	Block RAM (Mb)	38.0	27.8	38.0	38.0	38.0	38.0	22.8	38.0	38.0	38.0	38.0	38.0	
20 20		UltraRAM (Mb)	22.5	13.5	22.5	22.5	22.5	22.5	45.0	22.5	22.5	22.5	22.5	22.5	3
2		DSP Slices	4,272	3,145	4,272	4,272	4,272	4,272	1,872	4,272	4,272	4,272	4,272	4,272	S S
<u> </u>	(GIY Transceivers	16	8	16	16	16	16	8	16	16	16	16	16	Ca
	® Car2 v164	PCIe ^o Gen3 X16	2	I	2	2	2	2	-	-	-	-	-	-	e
	er Gens X10/	1EOC Interlaken	-	-	-	-	-	-	0	2	2	2	2	2	+
1006	Ethornot MA	150G Interlaken	1	1	1	1	1	1	0	1	1	1	1	1	R
2 1000	Ethernet MA	System Monitor	2	2	2	2	2	2	2	2	2 2	2	2	2	고
<u> </u>		System wonto	-1F -11 -111	-15 -11 -111	-15 -11 -111	-15 -11 -111	-15 -11 -111	2	2	2	2 2	2	2	2	
		Speed Grades	-2E, -2LE, -2I, -2LI	-21, -2LI	-1E, -1I, -1LI, -2E, -2I, -2LI	-1E, -1I, -1LI, -2E, -2I, -2LI	-1E, -1I, -1LI, -2E, -2I, -2LI	-1E, -1I, -1LI, -2E, -2I, -2LI	-1E, -1I, -1LI, -2E, -2I, -2LI	-1E, -1I, -1LI, -2E, -2I, -2LI	ő				
Package Footprint	Package	Dimensions	PSIO, HDIO, HPIO GTR, GTY RF-ADC, RF-DAC	PSIO, HDIO, HPIO GTR, GTY RF-ADC, RF-DAC	PSIO, HDIO, HPIO GTR, GTY RF-ADC, RF-DAC	PSIO, HDIO, HPIO GTR, GTY RF-ADC, RF-DAC	PSIO, HDIO, HPIO GTR, GTY RF-ADC, RF-DAC	PSIO, HDIO, HPIO GTR, GTY RF-ADC, RF-DAC	ù.						
D1156	3	5x35	214, 72, 208 4, 16 0, 0												
E1156	3!	5x35		214, 48, 104 4, 8 8, 8	214, 48, 104 4, 8 8, 8	214, 48, 104 4, 8 8, 8			214, 24, 128 4, 8 10, 8	214, 48, 104 4, 8 4, 4		214, 48, 104 4, 8 8, 8	214, 48, 104 4, 8 8, 8		
G1517	40	0x40		214, 48, 299 4, 8 8, 8	214, 48, 299 4, 16 8, 8	214, 48, 299 4, 16 8, 8				214, 48, 299 4, 16 4, 4		214, 48, 299 4, 16 8, 8	214, 48, 299 4, 16 8, 8		
F1760	42.5	5x42.5					214, 96, 312 4, 16 16, 16	214, 96, 312 4, 16 16, 16						214, 96, 312 4, 16 16, 16	
H1760	42.5	5x42.5									214, 48, 312 4, 16 12, 12				

1. This value applies when all RF I/O of an RF-ADC tile are used. 2. Operates in compatibility mode for 16.0GT/s (Gen4) operation. See PG213. 3. For operation up to 10GSPS, contact your local Xilinx Sales Representative

FPGA Resources	Parameter	Value	Scale	Condition	RTM Zone 3 PMBUS Rayro Lagran	
Part Number	XCZU47DR-1FFVG1517E				Class Manager DC/DC DC/DC Write Rabbit Receiver	Front
	ADC Tile Configuration	Dual		14-bit RF-ADC with DDC	Radiall	i anei
	Number of ADC Tiles	4			Input conditioning ADC x8 5 GSPS	
	Number of ADC Channels	8			HP RF-on-Front	
	ADC Max Rate	5	GSPS		Emi 16 GiB Memory 64-bit x 2666 MT/s	
	DAC Tile Configuration	Dual		14-bit RF-DAC with DUC	Dutput conditioning	DAC
	Number of DAC Tiles	4				- F 8
	Number of DAC Channels	8	-		GPIO TO HP bank RFSoC 16 GIB Memory GPIO 4-bit x 2666 MT/s To clock tree -	SSMC
	DAC Max Rate	<mark>8.92</mark> (9.85)	GSPS		XCZU47DR-1FFVG1517E HP bank OUT0, OUT1 6 HP banks (52 pins)	CLK IN
	Number of DDCs per RF-ADC	1	-		Interlocks 12V Power, 2 HD banks (24 pins) 8 x 8bits From clock tree	
	Analog Bandwidth	6	GHz		MMC Stamp Stamp Stamp Control (16 MGTs @ 25.785 Gbps) Stamp Control (16 MGTs @ 25.785 Gbps) Control (16 MGTs @ 25.785 Gbps) Co	Triggers
	Ŭ	1x, 2x, 3x, 4x, 5x,			AMC 1 PS-GTR quad (4 MGTs @ 6 Gbps) Interface 64-bit x 2400 MT/s Back To HP bank	PL GPIO
	Decimation / Interpolation	6x, 8x, 10x, 12x,	-			
		16x, 20x, 24x, 40x			Port Low-Latency Dirk x4 Quad 12-15 Extended Fat Pipe / 4xGTY 4xGTY	QSFP28
	System Logic Cells	930	k		8-11 USB-C Controller	
	CLB LUTs	425	k		4.7 PS QUAD USB 3.0 x1 USB 3.0 x1 Multiplexer	USB-C
	Max. Dist. RAM	13	Mb		TLCKA to clock tree TLCKB to clock tree TLCKB SDIO x4 SD3.0	port
	Total Block RAM	38	Mb		TLCKC not connected of the second of the sec	Card
	UltraRAM	22.5	Mb		Port 3 SATA: not connected	
	DSP Slices	4272	-		Port 2 SATA: not connected Performance QSPI Flash eMMC	
	GTY Transceivers	16	-		17-20	PS GPIO
	PCIe Gen3 x16	-	-		Port 1ETH1	
	PCIeGen3 x16/Gen4 x8 / CCIX	2	-			
	150G Interlaken	1	-			
	et MAC/PCS w/RS-FEC	2	-			
	System Monitor	2	-			
	Speed Grades	-1E	-			
	PSIO	214	-			
	HDIO	48	-			
	HPIO	299	-			
	GTR	4	-			
	GTY	16	-			
	Package Footprint	FFVG1517	-			
	Package size	40 x 40	mm^2			

ZONE 3 Interface

ERNI and Radiall Connectors – Johannes Zink

208	Zone 3 Interfaces with	Din Assignment	Pin Number	1/0	Description		Digital Clock IO	Digital fixed IO	Digital Clock Input	Digital	user IO		Differential DACs		MTCA.4	Aanagement
200	RTM (Class	r in Assignment	Fin Number	1/0	Description	J30	10	9	8	7	6	5	4	3	2	2
209	KF 1.1)	PWRA1, PWRA2, PWRB1, PWRB2	1a, 2a, 1b, 2b	I	RTM supply voltage (12 V, 30 W max.)	- f + e - d	AMC-CLK- AMC-CLK+ RF-CLK2-	OUT1-/D7- OUT1+/D7+ OUT0-/D6-	RF-CLK3- RF-CLK3+ RF-CLK1-	D5- D5+ D4-	D2- D2+ D1-	DAC7- DAC7+ DAC6-	DAC4- DAC4+ DAC3-	DAC1- DAC1+ DAC0-	TMS TDI SCL	TDO TCK SDA
210		PS#	1c	0	RTM present signal (connected to GND on RTM)	+ C	RF-CLK2+	OUT0+/D6+	RF-CLK1+	D4+	D1+	DAC6+	DAC3+	DAC0+	MP	PS#
211		SDA, SCL	1d, 2d	I/O	I2C management interface to- RTM (level 3.3 V)	- b	RF-CLK0-	AMC-TCLK-	RTM-CLK-	D3-	D0-CC-	DAC5-	DAC2-	GBT0-RX-	PWRB2	PWRB1
212		TCK, TDI, TDO, TMS	1e, 2e, 1f, 2f	I/O	JTAG interface to RTM	+ a	RF-CLK0+	AMC-TCLK+	RTM-CLK+	D3+	D0-CC+	DAC5+	DAC2+	GBT0-RX+	PWRA2	PWRA1
213		MGT-RX±	3a, 3b	I/O	Gigabit receiver, not implemented	121	Single	Ended Analog S	Signals							
214		DAC0±, DAC1±, DAC2±, DAC3±, DAC4±, DAC5±, DAC6±, DAC7±,	3c, 3d, 3e, 3f, 4a, 4b,4c, 4d, 4e, 4f, 5a, 5b, 5c, 5d, 5e, 5f	0	Differential DAC outputs, DC coupling	J31 A J32 B	ADC-IN7 ADC-IN6 3 ADC-IN1	DAC-OUT1 DAC-OUT0 2 ADC-IN3	DAC-OUT3 DAC-OUT2 1 ADC-IN5							
215	Connector	D0-CC±, D1±, D2±, D3±, D4±, D5±	6a, 6b, 6c, 6d, 6e, 6f, 7a, 7b, 7c,7d, 7e, 7f	I/O	LVDS (Vcm 1.2V, Vdiff 350mV, 100R), connected to the PL HP bank (1.8V) Note: This interface is intended to carry a differential SPI Bus with LVDS levels. A CPLD on the RTM can fan out these signals into standard SPI and I2C busses.	A	ADC-INO Ta	able 1: Zone	3 - Class F	F1.1 pin as	signment J3	80, J31 and	I J32 connec	tor, AMC sid	le view	
216		RTM-CLK±	8a, 8b	I	LVDS/LVPECL clock input from RTM to the RF synthesizer											
217		RF-CLK0±,, RF-CLK3	10a, 10b, 8c,8d, 10c, 10d,8e, 8f	I	Not implemented						Rosenbe 18K203-2	erger 270L5				
218		AMC-TCLK±	9a, 9b	0	LVDS/LVPECL clock output to RTM derived from TCLK						-					
219		OUT0/D6±, OUT1/D7±	9c, 9d, 9e, 9f	I/O	LVDS (Vcm 1.2V, Vdiff 350mV, 100R) trigger, interlock or user IO connected to the PL HP bank (1.8V)									Radiall / A 7003-1572-	EP 002	
220		AMC-CLK±	10e, 10f	0	LVDS/LVPECL output clock to RTM from RF synthesizer			Aber besser			CSV (I)					
221							R19	9001003 (2 mr	n) .							
222									Ø 1.	2-2 mm			Ø 1.2-2 mm			
223	J31 Radiall	DAC-OUT0, DAC-OUT1, DAC- OUT2, DAC-OUT3	1a, 1b, 2a, 2b	0	Single-ended DAC outputs, AC coupling					15 cm	■₩₽	╘╧╧┤	L = 15 cm			
224	Connector	ADC-IN6, ADC-IN7	3a, 3b	1	Single-ended ADC inputs, AC coupling				fmin	= 6 GHz			fmin = 6 GHz			
225																
226									7							
227	J32 Radiall Connector	ADC-IN0, ADC-IN1, ADC-IN2, ADC-IN3, ADC-IN4, ADC-IN5	1a, 1b, 2a, 2b, 3a, 3b	I	Single-ended ADC inputs, AC coupling											
228								ZONE 3			C	N Rose	enberger			
											-	1851	01-40ML5			

 \mathbb{W}

Radiall R694262906

Front Panel

Selected Passive Baluns

Passive Balun: TCM2-63WX+



Table 3-2: Balun Specification Recommendations

Specification	Typical Result
Impedance ratio	2 or 1
Bandwidth	Application specific
Insertion loss	-1 dB or better
Return loss	–15 dB or better
Common-mode rejection ratio (CMRR)	>30 dB ⁽¹⁾
Amplitude imbalance	<~0.5 dB
Phase imbalance	<~1.5°

Notes:

1. CMRR can be relaxed if the system is designed to avoid second harmonic distortion (HD2) by frequency planning.



On-chip Clock Distribution

Szymon Jabłoński

- The clock signal from the source tile can be:
 - External sampling clock
 - External reference clock used with internal PLLs
 - Sampling clock generated by on-chip PLL
- Clock forwarding
 - No individual clock for each tile
 - Skipping over a tile using a different clock is not allowed
 - When a tile group comprise of both RF-DAC tiles and RF-ADC tiles, the source tile must be a RF-DAC tile; forwarding clock from RF-ADC tile to RF-DAC tile is not allowed
 - Any tile can be a source tile to forward its low frequency reference clock within a tile group
 - High frequency sample rate clock from external or generated by in-tile PLL:
 - Only RF-ADC Tile 3 and Tiles 2 are allowed to accept forwarded clock from RF-DAC tiles
 - Either Tile 1 or Tile 2 (the two center tiles) can be a source tile if it has the external clock input pins.



RF Data Converter Subsystem

DS889 (v1.14) June 27, 2023

Table 6: RF-ADC and RF-DAC Tile Configurations

	ZU25DR	ZU27DR	ZU28DR	ZU29DR	ZU39DR	ZU42DR	ZU43DR	ZU46DR	ZU47DR	ZU48DR	ZU49DR
		Ge	n 1		Gen 2	Gen 3					
RF Transceiver	8x8	8x8	8x8	16x16	16x16	8x10	4x4	12x12	<mark>8x8</mark>	8x8	16x16
14-bit Quad DAC Tile	2	2	2	4	4	2		2			4
14-bit <mark>Dual</mark> DAC Tile								2	<mark>4</mark>	4	
14-bit Single DAC Tile							4				
12-bit Quad ADC Tile				4	4						
14-bit Quad ADC Tile						2		2			4
12-bit Dual ADC Tile	4	4	4								
14-bit <mark>Dual</mark> ADC Tile						1		2	<mark>4</mark>	4	
14-bit Single ADC Tile							4				